High Speed Capacitor-Inverter Based Carbon Nanotube Full Adder
© The Author(s) 2010
Received: 31 January 2010
Accepted: 1 March 2010
Published: 18 March 2010
Carbon Nanotube filed-effect transistor (CNFET) is one of the promising alternatives to the MOS transistors. The geometry-dependent threshold voltage is one of the CNFET characteristics, which is used in the proposed Full Adder cell. In this paper, we present a high speed Full Adder cell using CNFETs based on majority-not (Minority) function. Presented design uses eight transistors and eight capacitors. Simulation results show significant improvement in terms of delay and power-delay product in comparison to contemporary CNFET Adder Cells. Simulations were carried out using HSPICE based on CNFET model with 0.6 V VDD.
KeywordsFull Adder Carbon nanotube Carbon nanotube field effect transistor High speed High performance
Technology progress in all areas of life has resulted in a need for small devices with higher operating speeds, and this is why extensive researches in these fields have been completed. Finding a suitable alternative is necessary since when MOS transistors continue to scale deeper, several device non-idealities appear and cause significant intrinsic device hurdles such as leakage, power and quantum effect . Molecular devices are becoming promising alternatives to the existing silicon technology. CNFETs are one of the molecular devices that avoid most fundamental silicon transistor restriction and have ballistic or near ballistic transport in their channel [2, 3].
There are two methods by which new devices can be built using CNFETs; first one is by transporting existing logical functions directly to a new technology with replacing MOSFET with CNFET and the second one uses special properties of CNFETs to design entirely new circuit .
One of the important parts of the processor, which participates in many operations such as floating point computing and address generating , is Full Adders. Thus, increasing the performance of this part can improve total performance dramatically. There are standard implementations for Full Adder cells. Some of these implementations have used one logic style for the whole Full Adder and others that are hybrid Full Adders have used two or more logic style in a cell. Although they all have similar function, the way of designing intermediate nodes or the transistor count is varied. C-CMOS Full Adder cell uses one logic style  and is based on regular CMOS structure with conventional pull-up and pull-down transistors. The outputs are full swing, but with 28 transistors, it utilizes a large space in a chip. CPL is another Full Adder that uses one logic style. The outputs are full swing and make complementary outputs simultaneously, but the number of transistors used (transistor count) is 32 .
Design  uses four transistors and seven capacitors and has full swing outputs. In , two Full Adders are presented using CNFETs in their designs, one used four CNFETs and seven capacitors and the other utilized only two transistors but two resistors employed caused an increase to the power dissipation. In next section, we exploit CNFET characteristics in order to introduce a new Full Adder that uses eight Carbon Nanotube transistors with eight capacitors, and it has full swing outputs. In Sect. 3, we will compare it with contemporary Full Adder based on Carbon Nanotube transistor with delay, power consumption and power-delay product criterions.
Proposed Full Adder
In this paper, a novel high speed Majority-Not (Minority) function–based CNFET Full Adder is proposed. The main idea of this design is a new approach for implementing the SUM output. That is, SUM can be considered as Minority(A,B,C,2*Nand(A,B,C),2*Nor(A,B,C)). This adder has a simple design, because it only uses capacitors and inverter in its structure. Simulations are carried out using HSPICE simulator with CNFET model for proposed design. Inverters that are used in the outputs enhance the driving capability of the designs. Simulation results illustrate that we have achieved a significant improvement in terms of Delay and Power-Delay product.
The authors would like to thank Dr. Belmond Yoberd for his literature contribution.
This article is distributed under the terms of the Creative Commons Attribution Noncommercial License which permits any noncommercial use, distribution, and reproduction in any medium, provided the original author(s) and source are credited.
- O’Connor I, Liu J, Gaffiot F, Pregaldiny F, Lallement C, Maneux C, Goguet J, Fregonese S, Zimmer T, Anghel L: IEEE Trans. Circuits Syst I Regul. Pap.. 2007,54(11):2365–2379. 10.1109/TCSI.2007.907835View ArticleGoogle Scholar
- Deng J, Philip Wong H-S: IEEE Trans. Electron Devices. 2007,54(12):3184–3194. Bibcode number [2007ITED...54.3186D] Bibcode number [2007ITED...54.3186D]Google Scholar
- Deng J, Philip Wong H-S: IEEE Trans. Electron Devices. 2007,54(12):3195–3205. COI number [1:CAS:528:DC%2BD1cXls1SjsA%3D%3D]; Bibcode number [2007ITED...54.3195D] COI number [1:CAS:528:DC%2BD1cXls1SjsA%3D%3D]; Bibcode number [2007ITED...54.3195D] 10.1109/TED.2007.909043View ArticleGoogle Scholar
- Roychowdhury A, Roy K: IEEE Trans. Nanotechnol.. 2005,4(2):168–179. Bibcode number [2005ITNan...4..168R] Bibcode number [2005ITNan...4..168R] 10.1109/TNANO.2004.842068View ArticleGoogle Scholar
- Ko U, Balsara PT, Lee W: IEEE Trans. Very Large Scale Integr. (VLSI) syst.. 1995,3(2):327–333. 10.1109/92.386232View ArticleGoogle Scholar
- Zimmermann R, Fichtner W: IEEE J. Solid-State Circuits. 1997, 32: 1079–1090. 10.1109/4.597298View ArticleGoogle Scholar
- Alioto M, Palumbo G: IEEE Trans. Very Large Scale Integr. (VLSI) syst.. 2002,10(6):806–823. 10.1109/TVLSI.2002.808446View ArticleGoogle Scholar
- Goel S, Kumar A, Bayoumi MA: IEEE Trans. Very Large Scale Integr. (VLSI) syst.. 2006,14(12):1309–1321. 10.1109/TVLSI.2006.887807View ArticleGoogle Scholar
- Lin JF, Hwang YT, Sheu MH, Ho CC: IEEE Trans. Circuits Syst I Regul. Pap.. 2007,54(5):1050–1059. 10.1109/TCSI.2007.895509View ArticleGoogle Scholar
- Jiang Y, Al-Sheraidah A, Wang Y, Sha E, Chng JG: IEEE Trans. Circuits Syst-II: Expr. Briefs. 2004,51(7):345–348. 10.1109/TCSII.2004.831429View ArticleGoogle Scholar
- Navi K, Maeen M, Foroutan V, Timarchi S, Kavehei O: The VLSI j. Elsevier. 2009, 457–467. 10.1016/IntegrationGoogle Scholar
- Navi K, Momeni A, Sharifi F, keshavarzian P: IEICE Electronics. Express. 2009,6(19):140–1395. 10.1587/elex.6.1395View ArticleGoogle Scholar
- Moaiyeri MH, Faghih Mirzaee R, Navi K: J. Comput. 2009.,4(2):Google Scholar
- Navi K, Khandel N: Eur. J. Sci .Res.. 2008,23(4):626–638.Google Scholar
- Navi K, Foroutan V, Rahimi Azghadi M, Maeen M, Ebrahimpour M, Kaveh M, Kavehi O: Microelectron. J. Elsevier. 2009, 40: 1441–1448. COI number [1:CAS:528:DC%2BD1MXhtFGls73P] COI number [1:CAS:528:DC%2BD1MXhtFGls73P]View ArticleGoogle Scholar