RF performances of inductors integrated on localized p+-type porous silicon regions
© Capelle et al.; licensee Springer. 2012
Received: 27 April 2012
Accepted: 14 July 2012
Published: 25 September 2012
To study the influence of localized porous silicon regions on radiofrequency performances of passive devices, inductors were integrated on localized porous silicon regions, full porous silicon sheet, bulk silicon and glass substrates. In this work, a novel strong, resistant fluoropolymer mask is introduced to localize the porous silicon on the silicon wafer. Then, the quality factors and resonant frequencies obtained with the different substrates are presented. A first comparison is done between the performances of inductors integrated on same-thickness localized and full porous silicon sheet layers. The effect of the silicon regions in the decrease of performances of localized porous silicon is discussed. Then, the study shows that the localized porous silicon substrate significantly reduces losses in comparison with high-resistivity silicon or highly doped silicon bulks. These results are promising for the integration of both passive and active devices on the same silicon/porous silicon hybrid substrate.
KeywordsInductor Localized porous silicon Radiofrequency Quality factor Resonant frequency Strain Warp Fluoropolymer Fluorocarbon
The tremendous growth of mobile and wireless applications during the past decade has accelerated the development of radiofrequency (RF) technologies. More and more radio frequency-integrated circuits (RFICs) have been integrated on a single chip, with the advantage of high density of the package, low cost and small volume. To integrate both active and passive devices and to reduce substrate losses, RFIC integration could be made on substrates such as silicon on glass , silicon on sapphire or high-resistivity silicon (HR Si) [2, 3]. However, CMOS processes generally require low-resistivity silicon substrates, which are lossy and responsible for the deterioration of RF performances .
An alternative solution is the use of silicon/porous silicon hybrid substrates. Porous silicon (PS) is known for its insulating properties. Indeed, PS electrical conductivity (σ PS ) increases with frequency but remains very low even in the range of a few gigahertz . Ben Chorin and co-workers measured a conductivity modification from 10−8 to 10−5/Ω cm from direct current (DC) signal to 10 kHz . Balagurov and Timoshenko report mesoporous silicon σ of 10−7/Ω cm in DC [6, 7]. Then, the permittivity of PS (ɛPS) varies between 2 and 11.7 with the porosity according to a Vegard law. Experimental values reported in the literature have already confirmed the decreasing behavior of ɛPS when the porosity increases . The porous silicon electrical properties allow the reductions of leakage currents and eddy currents in the high-frequency field. Numerous authors show interest in this substrate with regard to bulk silicon for inductor performances (resonant frequency and quality factor) . In previous work, an increase of 250% of the maximum quality factor (Q factor) has been calculated between a 100-μm PS layer and a low-resistivity Si substrate . Integration of RF devices on localized porous silicon areas has been addressed by Populaire and Chen [11, 12].
Nevertheless, substrate losses with hybrid substrates are increased with regard to full PS sheet layers since lateral couplings with the highly conductive Si are added at the edge of PS regions. That is why deep localized PS layer areas are generally used (>100 μm). Their fabrication requires the use of a strong, resistant mask in HF-based electrolytes for long-time anodizations. Resists or metals different from noble metals have a limited resistance in HF-based solutions . Noble metals are more inert in HF, but charge accumulation at the edges of the openings could be responsible for local high-current density and silicon erosion in these areas. The strong resistance of carbon and silicon carbide layers have been respectively shown by Djenizian  and Steiner and Wang [13, 15]. Oxide/polysilicon bilayers are also a mask solution [16–18]. However, the common material employed to localize PS is a non-stoechiometric nitrid . The mask removal conditions are also a critical parameter since they have not deteriorated the fabricated PS surface.
In this work, planar inductors integrated on deep localized mesoporous silicon regions and other substrates have been characterized. First, the fabrication processes are detailed. Secondly, the RF performances of the inductors are studied by observing the Q factors and resonant frequencies. To judge the impact of the localized PS substrate on RF performances, a comparison is done with full porous silicon sheet and other common substrates such as silicon and glass.
Porous silicon localization
The PS localized regions were defined thanks to a 300-nm-thick fluorine-based (FbF) mask reported by Defforge . It was plasma-deposited at ambient temperature in an inductive coupled plasma equipment at 80 W, with C2H4 and CHF3 as gases precursors. The deposition rate is 35 nm/min. Then, a 500-nm plasma-enhanced chemical vapor deposition (PECVD) oxide was deposited and patterned to be used as a hard mask. The openings in the FbF were performed by etching in an O2 plasma, with an etching rate of 360 nm/min. Then, the oxide hard mask was etched by the HF solution during anodization. After the anodization, the FbF was removed with an O2 plasma, without damaging the PS region fabricated.
First, a 500-nm oxide layer was deposited by PECVD on top of the substrate. The inductor stack is made of two aluminum layers (1 μm) deposited at 350C by physical vapor deposition. The metal layers are separated by a 500-nm PECVD oxide. Patterns have been defined by standard photolithography and dry etching (reactive ion etching).
In this work, 1 to 28 nH inductors with various strip widths (W), number of turns (N) and internal radius (R) were fabricated and characterized. The spacing between adjacent turns (S) and the distance to the surrounding ground plane (Sg) are respectively set to 10 and 50 μm. For instance, a 5.5-turn inductor with a 30-μm strip width and an 80-μm internal radius is called W30N55R80.
RF characterization settings
The results of characterization are presented in three parts. A first comparison of inductors’ Q factors is done between the localized PS and full PS sheet substrate. Then, it is compared to the results obtained with glass and silicon, which are common substrates used for the integration of RF circuits. To finish, the influence of substrate nature on inductors, resonant frequency (fr) is presented.
Results and discussion
First, the Q factors of the inductors integrated on localized PS and on full PS sheet are compared. Table 1 shows the maximum Q factors (Qmax) obtained with these substrates for each inductor design. In any cases, for the same PS thickness, 11% to 46% decreases of the Q factor values have been measured between full PS sheet and localized PS. The coverage of the local surface area by the device area is shown by the surface ratio value in Table 1. The expected result would be that the lower the ratio is, the lower is the variation between the Q factors of localized and full PS sheet. However, this conclusion cannot be done since surface ratio could be the same for two different inductor designs. The Q factor value depends on losses due to the design and substrate. To study properly the effect of the ratio, it will be more rigorous to design several PS region areas and make the comparison on the same inductor design. In this way, losses generated by the design are similar, and the delta-Q is directly linked to the surface ratio.
Q max ( f Qmax ) of inductors integrated on localized PS and full PS sheet
Full PS sheet
Full PS sheet
Qmax (fQmax GHz)
Qmax (fQmax GHz)
Qmax (fQmax GHz)
Qmax (fQmax GHz)
In the case of the localized PS substrate, the losses caused by the Si bulk below the PS layer (Figure 5, Region 1) are similar to a same-thickness full PS sheet substrate. The hypothesis can be made that additional losses are generated in the silicon area at the edge of the PS region (Figure 5, Region 2) with the localized PS. Some lateral magnetic couplings with the inductor and losses in the pad and conductor pathway may explain the decrease of the Q11 value.
Q max ( f Qmax ) of inductors integrated on localized PS and other usual substrates
Qmax (fQmax) (GHz)
3-kΩ cm Si
20-mΩ cm Si
100-μm localized PS
200-μm localized PS
Resonant frequencies of inductors integrated on PS and other substrates
3-kΩ cm Si
20-mΩ cm Si
200-μm full PS sheet
100-μm full PS sheet
The values obtained with localized PS have not been published since the pi model (Figure 4) used to calculate the L12 values does not seem suitable to represent this substrate correctly. It can be confirmed by the negative value of Rs obtained with localized PS. A suitable model has to be developed to represent the hybrid substrate and extract the correct L12.
The interest on silicon/porous silicon hybrid substrate for the integration of RF circuits has been studied. To study the influence of hybrid substrate on the performances of passive devices, inductors have been integrated on localized PS and were characterized. The study of the quality factors on localized PS has shown the substrate losses generated by the neighboring highly doped silicon region. However, results are promising since better Q factors were obtained with localized PS with regard to highly doped silicon and high-resistivity silicon bulk. Thus, a maximum improvement of 244% of the Qmax has been obtained with localized PS with regard to highly doped Si bulk. In addition, similar resonant frequencies have been measured with full PS sheet and glass. Thus, the hybrid substrate is a serious candidate for the integration of passive and active devices since it allows increasing the passive device’s performances with regard to commonly used silicon. In addition, performances can still be improved by oxidizing the porous silicon.
- f Qmax :
frequency for one Qmax is reached
- Q max :
maximum quality factor
plasma-enhanced chemical vapor deposition
radio frequency-integrated circuit.
- Dekker R, Baltus P, Van Deurzen M, van der Einden W, Maas H, Wagemans A: International Electron Devices Meeting. IEDM Technical Digest: December 7–10 1997; Washington. In An ultra low-power RF bipolar technology on glass. New York: IEEE; 1997:921–923.Google Scholar
- Reyes AC, El-Ghazaly S-M, Dorn S, Dydyk M, Schroder DK, Patterson H: Proceedings of the 46thElectronic Components and Technology Conference: May 28–31 1996; Orlando. In In High resistivity Si as a microwave substrate. New York: IEEE; 1996:382–391.Google Scholar
- Burghartz JN, Edelstein DC, Jenkins KA, Jahnes C, Uzoh C, O’Sullivan EJ, Chan KK, Soyuer M, Roper P, Cordes S: International Electron Devices Meeting: December 8–11 1996; San Francisco. In Monolithic spiral inductors fabricated using a VLSI Cu-damascene interconnect technology and low-loss substrates. New York: IEEE; 1996:99–102.Google Scholar
- Kim HS, Xie YH, DeVincentis M, Itoh T, Jenkins KA: Unoxidized porous Si as an isolation material for mixed-signal integrated circuit applications. J Appl Phys 2003, 93: 4226–4232. 10.1063/1.1555700View ArticleGoogle Scholar
- Ben-Chorin M, Möeller F, Koch F: Hoping transport on a fractal: AC conductivity of porous silicon. Physical Review B 1995, 51: 2199–2213.View ArticleGoogle Scholar
- Balagurov LA, Yarkin DG, Petrova EA: Electronic transport in porous silicon of low porosity made on a p + substrate. Materials Science and Engineering B 2000, 69–70: 127–131.View ArticleGoogle Scholar
- Timoshenko V, Yu Dittrich T, Lysenko V, Lisachenko MG, Koch F: Free charge carriers in mesoporous silicon. Physical review B 2001., 64:Google Scholar
- Cox TI: Properties of porous silicon. In Porous silicon layer capacitance. Edited by: Canham L. London: INSPEC; 1997:185–191.Google Scholar
- Contopanagos H, Nassiopoulou AG: Design and simulation of integrated inductors on porous silicon in CMOS-compatible processes. Solid State Electron 2006, 50: 1283–1290. 10.1016/j.sse.2006.05.021View ArticleGoogle Scholar
- Capelle M, Billoue J, Poveda P, Gautier G: N-type porous silicon substrates for integrated RF inductors. IEEE Transactions on electron devices 2011, 58: 4111–4114.View ArticleGoogle Scholar
- Populaire C, Remaki B, Armenean M, Perrin E, Beuf O, Saint-Jalmes H, Barbier D: Proceedings of IEEE Sensors 1996: October 24–27 2004. In Integrated RF micro-coils on porous silicon. New York: IEEE; 1996:1064.Google Scholar
- Chen L, Huailin L, Chuan W, Jun Y, Ru H: IEEE Radio Frequency Integrated Circuits Symposium: June 3–5 2007; Honolulu. In High-Q integrated inductor using post-cmos selective grown porous silicon (SGPS) technique for RFIC applications. New York: IEEE; 2007:167.Google Scholar
- Steiner P, Lang W: Micromachining applications of porous silicon. Thin Solid Films 1995, 255: 52–58. 10.1016/0040-6090(95)91137-BView ArticleGoogle Scholar
- Djenizian T, Santinacci L, Hildebrand H, Schmuki P: Electron beam induced carbon deposition used as a negative resist for selective porous silicon formation. Surface science 2003, 524: 40–48. 10.1016/S0039-6028(02)02545-1View ArticleGoogle Scholar
- Wang H, Welker B, Gao Y, Federici JF, Levy RA: Photolithographic patterning of porous silicon using silicon nitride and silicon carbide masks. Mater Lett 1995, 23: 209–214. 10.1016/0167-577X(95)00050-XView ArticleGoogle Scholar
- Kaltsas G, Nassiopoulos A: Bulk silicon micromachining using porous silicon sacrificial layers. Microelectronics Engineering 1997, 35: 397–400. 10.1016/S0167-9317(96)00209-2View ArticleGoogle Scholar
- Kaltsas G, Nassiopoulou A: Frontside bulk silicon micromachining using porous-silicon technology. Sensors and Actuators A: Physical 1998, 65: 175–179. 10.1016/S0924-4247(97)01669-5View ArticleGoogle Scholar
- Desplobain S, Gautier G, Ventura L, Bouillon P: Macroporous silicon hydrogen diffusion layers for micro-fuel cells. Phys. Status Solidi A 2009, 206: 1282–1285. 10.1002/pssa.200881081View ArticleGoogle Scholar
- Defforge T, Capelle M, Tran-Van F, Gautier G: Plasma deposited fluoropolymer film mask for local porous silicon formation. Nanoscale Res Lett 2012, 7: 344.View ArticleGoogle Scholar
- Sugiyama H, Nittono O: Annealing effect on lattice distortion in anodized porous silicon layers. Japanese Journal of Applied Physics 1989, 28: 2013–2016. 10.1143/JJAP.28.L2013View ArticleGoogle Scholar
- Sugiyama H, Nittono O: Microstructure and lattice distortion of anodized porous silicon layers. Journal of Crystal Growth 1990, 103: 156–163. 10.1016/0022-0248(90)90184-MView ArticleGoogle Scholar
- Huo X, Chan PCH, Chen KJ, Luong HC: A physical model for on-chip spiral inductors with accurate substrate modeling. IEEE Transaction on Electron Devices 2006, 53: 2942–2949.View ArticleGoogle Scholar
- Burghartz JN: Review of add-on process modules for high-frequency silicon technology. Microelectronics Reliability 2005, 45: 409–418. 10.1016/j.microrel.2004.12.002View ArticleGoogle Scholar
- Billoué J, Gautier G, Ventura L: Integration of RF inductors and filters on microporous silicon isolation layers. Phys Stat Solid a 2011, 208: 1449–1452. 10.1002/pssa.201000027View ArticleGoogle Scholar
This article is published under license to BioMed Central Ltd. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.