Copper pillar and memory characteristics using Al2O3 switching material for 3D architecture
© Maikap et al.; licensee Springer. 2014
Received: 19 April 2014
Accepted: 11 July 2014
Published: 26 July 2014
A novel idea by using copper (Cu) pillar is proposed in this study, which can replace the through-silicon-vias (TSV) technique in future three-dimensional (3D) architecture. The Cu pillar formation under external bias in an Al/Cu/Al2O3/TiN structure is simple and low cost. The Cu pillar is formed in the Al2O3 film under a small operation voltage of <5 V and a high-current-carrying conductor of >70 mA is obtained. More than 100 devices have shown tight distribution of the Cu pillars in Al2O3 film for high current compliance (CC) of 70 mA. Robust read pulse endurances of >106 cycles are observed with read voltages of −1, 1, and 4 V. However, read endurance is failed with read voltages of −1.5, −2, and −4 V. By decreasing negative read voltage, the read endurance is getting worst, which is owing to ruptured Cu pillar. Surface roughness and TiO x N y on TiN bottom electrode are observed by atomic force microscope and transmission electron microscope, respectively. The Al/Cu/Al2O3/TiN memory device shows good bipolar resistive switching behavior at a CC of 500 μA under small operating voltage of ±1 V and good data retention characteristics of >103 s with acceptable resistance ratio of >10 is also obtained. This suggests that high-current operation will help to form Cu pillar and lower-current operation will have bipolar resistive switching memory. Therefore, this new Cu/Al2O3/TiN structure will be benefited for 3D architecture in the future.
KeywordsResistive memory Cu pillar 3D cross-point architecture High density
To succeed the 3D memory architecture with Cu pillar in the future, the via-hole with a size of 4 × 4 μm2 was fabricated in an Al/Cu/Al2O3/TiN M-I-M structure in this study. Tight distribution of the Cu pillars for 100 devices is observed with a low formation voltage of <5 V and high current compliance (CC) of 70 mA. The formation of strong metallic path in Al2O3 layer suggests that Cu pillar could be formed. The Cu pillars have long read pulse endurance of >106 cycles under positive read voltage; however, it has short read endurance under negative read voltages of less than −1.5 V, owing to random read stress-dependent ruptured Cu pillar. On the other hand, bipolar resistive switching memory characteristics are observed by reducing the CC of 500 μA under a small operating voltage of ±1 V. The resistive switching mechanism is formation/dissolution of Cu filament in the Al2O3 film under external bias. The memory device has good data retention of >103 s with acceptable resistance ratio of >10.
Results and discussion
The Cu pillars are formed in Al/Cu/Al2O3/TiN structure under a small voltage of <5 V and a high current of 70 mA. Tight distribution of robust Cu pillars for 100 randomly measured devices with an average current of approximately 50 mA at a Vread of 1 V is observed. The Cu pillars have long read pulse endurance of >106 cycles under positive read voltage. Although, the read pulse endurance under negative read voltage is worst due to Cu dissolution partially. On the other hand, our Al/Cu/Al2O3/TiN memory device shows good bipolar resistive switching behavior at a CC of 500 μA. Good data retention characteristics of >103 s with acceptable resistance ratio of >10 is observed. It is expected that this novel idea to achieve high-density memory through 3D interconnect will have a good alternative of traditional TSV technique owing to a low cost and simple way.
This work was supported by National Science Council (NSC), Taiwan, under contract no. NSC-102-2221-E-182-057-MY2. The authors are grateful to Electronics and Optoelectronics Research Laboratories (EOL)/Industrial Technology Research Institute (ITRI), Hsinchu, for their support.
- Prakash A, Jana D, Maikap S: TaOxbased resistive switching memories: prospective and challenges. Nanoscale Res Lett 2013, 8: 418.View Article
- Yang JJ, Strukov DB, Stewart DR: Memristive devices for computing. Nat Nanotechnol 2013, 8: 13.View Article
- Torrezan AC, Strachan JP, Medeiros-Ribeiro G, Williams RS: Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 2011, 22: 485203.View Article
- Lee HY, Chen PS, Wu TY, Chen YS, Wang CC, Tzeng PJ, Lin CH, Chen F, Lien CH, Tsai MJ: Low power and high speed bipolar switching with a thin reactive Ti buffer layer in robust HfO2based RRAM. Tech Dig Int Electron Devices Meet 2008, 1–4.
- Chen YS, Lee HY, Chen PS, Liu WH, Wang SM, Gu PY, Hsu YY, Tsai CH, Chen WS, Chen F, Tsai MJ, Lien C: Robust high-resistance state and improved endurance of HfOxresistive memory by suppression of current overshoot. IEEE Electron Device Lett 2011, 32: 1585.View Article
- Tsuji Y, Sakamoto T, Banno N, Hada H, Aono M: Off-state and turn-on characteristics of solid electrolyte switch. Appl Phys Lett 2010, 96: 023504–3.View Article
- Ninomiya T, Wei Z, Muraoka S, Yasuhara R, Katayama K, Takagi T: Conductive filament scaling of TaOxbipolar ReRAM for improving data retention under low operation current. IEEE Trans Electron Devices 2013, 60: 1384.View Article
- Rahaman S, Maikap S, Tien TC, Lee HY, Chen WS, Chen FT, Kao MJ, Tsai MJ: Excellent resistive memory characteristics and switching mechanism using a Ti nanolayer at the Cu/TaOxinterface. Nanoscale Res Lett 2012, 7: 345.View Article
- Li Y, Lv H, Liu Q, Long S, Wang M, Xie H, Zhang K, Huoa Z, Liu M: Bipolar one diode-one resistor integration for high-density resistive memory applications. Nanoscale 2013, 5: 4785.View Article
- Nagata T, Haemori M, Yamashita Y, Yoshikawa H, Iwashita Y, Kobayashi K, Chikyow T: Bias application hard X-ray photoelectron spectroscopy study of forming process of Cu/HfO2/Pt resistive random access memory structure. Appl Phys Lett 2011, 99: 223517–3.View Article
- Celano U, Goux L, Opsomer K, Belmonte A, Lapichino M, Detavirnier C, Jurczak M, Vandervorst W: Switching mechanism and reverse engineering of low power Cu-based resistive switching devices. Nanoscale 2013, 5: 11187.View Article
- Wu Y, Yu S, Lee B, Wong P: Low-power TiN/Al2O3/Pt resistive switching device with sub-20 μA switching current and gradual resistance modulation. J Appl Phys 2011, 110: 094104.View Article
- Prakash A, Maikap S, Banerjee W, Jana D, Lai CS: Impact of electrically formed interfacial layer and improved memory characteristics of IrOx/high-κx/W structures containing AlOx, GdOx, HfOx, and TaOx switching materials. Nanoscale Res Lett 2013, 8: 379.View Article
- Ho CH, Hsu CL, Chen CC, Liu JT, Wu CS, Huang CC, Hu C, Fu-Liang Y: 9nm half-pitch functional resistive memory cell with <1μA programming current using thermally oxidized sub-stoichiometric WOxfilm. Tech Dig Int Electron Devices Meet 2010, 19.1.1–19.1.4.
- Chen YY, Goux L, Clima S, Govoreanu B, Degraeve R, Kar GS, Fantini A, Groeseneken G, Wouters DJ, Jurczak M: Endurance/retention trade-off on HfO2/metal cap 1T1R bipolar RRAM. IEEE Trans Electron Devices 2013, 60: 1114.View Article
- Kim MJ, Baek IG, Ha YH, Baik SJ, Kim JH, Seong DJ, Kim SJ, Kwon YH, Lim CR, Park HK, Gilmer D, Kirsch P, Jammy R, Shin YG, Choi S, Chung C: Low power operating bipolar TMO ReRAM for sub 10 nm era. Tech Dig Int Electron Devices Meet 2010, 19.3.1–19.3.4.
- Katsumata R, Kito M, Fukuzumi Y, Kido M, Tanaka H, Komori Y, Ishiduki M, Matsunami J, Fujiwara T, Nagata Y: Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices. Tech Dig Symp VLSI Technol 2009, 136–137.
- Kim W, Choi S, Sung J, Lee T, Park C, Ko H, Jung J, Yoo I, Park Y: Multi-layered vertical gate NAND flash overcoming stacking limit for terabit density storage. Tech Dig Symp VLSI Technol 2009, 188–199.
- Yu S, Chen HY, Gao B, Kang J, Wong HSP: HfOx-based vertical resistive switching random access memory suitable for bit-cost-effective three-dimensional cross-point architecture. ACS Nano 2013, 3: 2320.View Article
- Chien WC, Lee FM, Lin YY, Lee MH, Chen SH, Hsieh CC, Lai EK, Hui HH, Huang YK, Yu CC, Chen CF, Lung HL, Hsieh KY, Chih-Yuan L: Multi-layer sidewall WOx resistive memory suitable for 3D ReRAM. Symp on VLSI Technol (VLSIT) 2012, 153–154.
- Kügeler C, Meier M, Rosezin R, Gilles S, Waser R: High density 3D memory architecture based on the resistive switching effect. Solid State Electron 2009, 53: 1287.View Article
- Joblot S, Bar P, Sibuet H, Ferrandon C, Reig B, Jan S, Arnaud C, Lamy Y, Coudrain P, Coffy R, Boillon O, Carpentier JF: Copper pillar interconnect capability for mmwave applications in 3D integration technology. Microelectron Eng 2013, 107: 72.View Article
- Rahaman SZ, Maikap S, Chen WS, Lee HY, Chen FT, Kao MJ, Tsai MJ: Repeatable unipolar/bipolar resistive memory characteristics and switching mechanism using a Cu nanofilament in a GeOx film. Appl Phys Lett 2012, 101: 073106–5.View Article
This article is published under license to BioMed Central Ltd. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/4.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly credited.