Figure 5From: Design and Analysis of Nanotube-Based Memory CellsConfigurations of DRAM in different logic statesBack to article page