# Two novel low-power and high-speed dynamic carbon nanotube full-adder cells

- Mehdi Bagherizadeh
^{1}Email author and - Mohammad Eshghi
^{2}

**6**:519

https://doi.org/10.1186/1556-276X-6-519

© Bagherizadeh and Eshghi; licensee Springer. 2011

**Received: **15 June 2011

**Accepted: **2 September 2011

**Published: **2 September 2011

## Abstract

In this paper, two novel low-power and high-speed carbon nanotube full-adder cells in dynamic logic style are presented. Carbon nanotube field-effect transistors (CNFETs) are efficient in designing a high performance circuit. To design our full-adder cells, CNFETs with three different threshold voltages (low threshold, normal threshold, and high threshold) are used. First design generates *SUM* and *COUT* through separate transistors, and second design is a multi-output dynamic full adder. Proposed full adders are simulated using HSPICE based on CNFET model with 0.9 V supply voltages. Simulation result shows that the proposed designs consume less power and have low power-delay product compared to other CNFET-based full-adder cells.

### Keywords

carbon nanotube transistor dynamic full adder low power high speed## Introduction

Carbon nanotube field-effect transistors (CNFETs) are one of the new devices for designing low-power and high-performance circuits [1, 2]. Scaling of complementary metal-oxide semiconductor (CMOS) technology to the nano ranges has many limitations and leads to increase the leakage currents, power dissipation, and short-channel effects [1–3]. CNFET technology mitigates these problems and these limitations of CMOS technology. Carbon nanotubes (CNTs) are sheets of graphite which formed into cylinders. A nanotube with one layer of carbon atoms is single-wall carbon nanotube (SWCNT), and a CNT with multiple layers of carbon atoms is multi-wall carbon nanotube (MWCNT). SWCNT has the ability to act as a conductor (metal) and as a semiconductor as well [2, 4].

*e*is the unit electron charge,

*V*

_{π}= 0.033 eV is the carbon π-π bond energy,

*a*= 2.49 Å (angstrom) is the carbon to carbon atom distance, and

*D*

_{CNT}is the CNT diameter, Equation 2:

In Equation 2, *n* and *m* are chirality of CNT and *α* = 0.142 nm is the inter-atomic distance between each carbon atom and its neighbor [1, 2, 5].

As indicated in Equation 1, the threshold voltage of CNFETs depends to the inverse of the diameter of nanotube used as a channel. As a result, different transistors with different turn on voltage can be implemented by changing diameter of CNT [1–3, 6].

A full adder is one of the most significant parts of a processor. In all the arithmetic operations such as division, multiplication, and subtraction, full adders are used as essential components. The full adder also is the core element of complex arithmetic circuits. As a result, increasing the performance of a full adder leads to increase the performance of the whole system [4, 6–15].

There are many implementations of full adders which are implemented using metal-oxide-semiconductor field-effect transistor (MOSFET) and CNFET technologies. These full adders are in standard static logic and in dynamic logic. Dynamic logic style has some advantages compared to the static logic style. These advantages are as follows: the number of transistors is low, these transistors do not have any static power consumption, the speeds of switching are high, and the voltage levels are full swing. Dynamic logic style has also disadvantage of high switching activity [10].

In this paper, we present two novel carbon nanotube full-adder cells in dynamic logic style. These proposed full adders are simulated using HSPICE based on CNFET model with 0.9 V supply voltage. Simulation result shows that the proposed designs consume less power and have low power-delay product (PDP) compared to other classical CMOS and CNFET-based full-adder cells, presented in other papers.

The rest of this paper is organized as follows: "Literature review on full-adder cells in MOSFET and CNFET technologies" presents some full adders which are designed using MOSFET and CNFET technologies. In "Proposed full adder cell designs," we introduce two novel high-speed and low-power carbon nanotube full adders in dynamic logic. "Simulation results and comparison" compares the proposed designs with other designs. "Conclusion" concludes the paper.

### Literature review on full-adder cells in MOSFET and CNFET technologies

There are different implementations of full-adder cells which have been proposed in many researches [4, 6–15]. In this section, some of these full adders which are implemented using MOSFET and CNFET technologies are introduced.

The complementary CMOS (C-CMOS) full adder [7] has 28 transistors and composed of p-channel MOS (PMOS) transistors as a pull-up network and n-channel MOS (NMOS) transistors as a pull-down network. The voltage levels of this full adder are full swing, but the number of transistors of this full adder is high.

The complementary pass-transistor logic full adder [5] has 32 transistors, and the speed of switching of this design is high. It has full swing voltage levels. Transmission-gates CMOS full adder [12] has 20 transistors. It is composed of a PMOS transistor and an NMOS transistor in a parallel form. The multi-output dynamic full adder [10] has 21 transistors, 15 transistors to product SUM and $\overline{\mathsf{\text{COUT}}}$ outputs, and 6 transistors to invert inputs. The 26T full-adder cell [12] is composed of 10 transistors to produce XOR and XNOR functions in the first stage and 16 transistors to create COUT and SUM outputs in the second stage.

In [14], another carbon nanotube full adder based on majority function is presented which is a low-voltage and energy-efficient design. This full adder is composed of eight transistors and five capacitors.

The carbon nanotube full adder presented in [15] is another majority function based with 14 transistors and 3 capacitors. To design this full adder, NAND and NOR functions are also used.

### Proposed full-adder cell designs

Our proposed full-adder cells are in dynamic logic style. There are two phases in a dynamic logic, pre-charge phase and evaluation phase. The pre-charge phase is accrued when Clock = 0; otherwise, the circuit enters the evaluation phase. A PMOS transistor connects the output nodes to their Vdd, at pre-charge phase. To avoid incorrect functionality and charge sharing problem, all the input values should be changed at pre-charge phase. In our designs, three capacitors and CNFETs with three different threshold voltages, low threshold, normal threshold, and high threshold, are used.

### Proposed low-power dynamic carbon nanotube full adder

Truth table of a full adder

A | B | CIN | COUT | SUM |
---|---|---|---|---|

0 | 0 | 0 | 0 | 0 |

0 | 0 | 1 | 0 | 1 |

0 | 1 | 0 | 0 | 1 |

0 | 1 | 1 | 1 | 0 |

1 | 0 | 0 | 0 | 1 |

1 | 0 | 1 | 1 | 0 |

1 | 1 | 0 | 1 | 0 |

1 | 1 | 1 | 1 | 1 |

Simplified truth table of a full adder

SIGMA | COUT | SUM |
---|---|---|

0 | 0 | 0 |

1 | 0 | 1 |

2 | 1 | 0 |

3 | 1 | 1 |

In this design, the T1, T2, T3, and T4 transistors are NMOS transistors with normal thresholds. The NOR and NAND gates contains an NMOS transistor with Vt = *vt* and a PMOS with Vt = Vdd - *vt*. In a NOR gate, when all of the three inputs (A, B, C) are "0," this output is equal to "1"; otherwise, in all of the other minterms, this output is equal to "0." In a NAND gate, when all of the inputs are "1," this output is equal to "0"; otherwise, in all of the other minterms, this output is equal to "1."

*v*, where $v=\frac{\mathsf{\text{Vdd}}}{3}$. When all of the inputs are "1," this transistor is "off"; otherwise, it is "on."

State of transistors at evaluation phase for different values of SIGMA

SIGMA | T1 | T2 | T3 | TB | SUM | $\overline{COUT}$ |
---|---|---|---|---|---|---|

0 | Off | Off | On | On | "0" | Unchanged ("1") |

1 | Off | Off | Off | On | Unchanged ("1") | Unchanged ("1") |

2 | On | On | Off | On | "0" | "0" |

3 | On | On | Off | Off | Unchanged ("1") | "0" |

### Proposed multi-output dynamic carbon nanotube full adder

*v*) is added to the circuit. Figure 4 shows this modification and final design of this multi-output dynamic full adder. In this circuit, when SIGMA = "0" this transistor is off and leads to disconnect the path from GND to $\overline{\mathsf{\text{COUT}}}$.

## Simulation results and comparison

Comparison between the proposed designs and others CNT full adders

Proposed multi-output dynamic full adder is 7% slower than the design in [6], 26% faster than the design in [13], 36% slower than the design in [14], and 43% slower than the design in [15]. This proposed full adder consumes 91% less power than the design in [6], 78% less than the design in [13], 90% less than the design in [14], and 50% less than the design in [15]. The PDP of our proposed multi-output dynamic full adder is 91% lower than the design in [6], 84% lower than the design in [13],85% lower than the design in [14], and 15% lower than the design in [15].

## Conclusion

In this paper, we proposed two novel low-power carbon nanotube dynamic full adders. Transistors with tree different threshold voltages, by changing diameter of CNT, were used to implement the proposed dynamic full adders. In the first proposed full adder, SUM and $\overline{\mathsf{\text{COUT}}}$ were generated through separate transistors. Second proposed full adder, however, was a multi-output dynamic full adder. Simulation results showed that both proposed designs had less power consumption and low PDP, compared to the previous CNFET designs. Table 4 shows comparison between the proposed full-adder designs and circuits proposed in [6, 13–15].

## Declarations

## Authors’ Affiliations

## References

- Hashempour H, Lombardi F: Circuit-level modeling and detection of metallic carbon nanotube defects in carbon nanotube FETs.
*DATE07*2007.Google Scholar - Lin Sh, Kim YB, Lombardi F, Lee YJ: A new SRAM cell design using CNTFETs.
*IEEE ISOCC*2008.Google Scholar - Avouris P, Appenzeller J, Martel R, Wind S-J: Carbon nanotube electronics.
*Proc of IEEE*2003, 1772: 1784.Google Scholar - Abdolahzadegan Sh, Keshavarzian P, Navi K: MVL current mode circuit design through carbon nanotube technology.
*European Journal of Scientific Research*2010, 152: 163.Google Scholar - Issam S, Khater A, Bellaouar A, Elmasry MI: Circuit techniques for CMOS low power high performance multipliers.
*IEEE J Solid-State Circuit 31*1996, 1535: 1544.Google Scholar - Navi K, Momeni A, Sharifi F, Keshavarzian P: Two novel ultra high speed carbon nanotube full-adder cells.
*IEICE Electronics*2009, 1395: 1401.Google Scholar - Zimmermann R, Fichtner W: Low-power logic styles: CMOS versus pass-transistor logic.
*IEEE J Solid-State Circuits*1997, 1079: 1090.Google Scholar - Weste N, Eshragian K:
*Principles of CMOS VLSI design: a system perspective*. New York: Addison-Wesley; 1993.Google Scholar - Navi K, Foroutan V, Rahimi Azghadi M, Maeen M, Ebrahimpour M, Kaveh M, Kavehei O: A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter.
*Microelectronics Journal*2009, 1441: 1448.Google Scholar - Mirzaee RF, Moaiyeri MH, Navi K: High speed NP-CMOS and multi-output dynamic full adder cells.
*International Journal of Electrical, Computer, and Systems Engineering*2010, 4: 4.Google Scholar - Navi K, Moayeri MH, Mirzaeei RF, Hashempour O, Nezhad BM: Two new low-power full adders based on majority not gates.
*Microelectronics Journal*2009, 126: 130.Google Scholar - Chang CH, Gu J, Zhang M: A review of 0.18 μm full adder performances for tree structured arithmetic circuits.
*IEEE Transactions on Very Large Scale Integration (VLSI) Systems*2005, 686: 695.Google Scholar - Navi K, Rashtian M, Hashemipour O, Khatir A, Keshavarzian P: High speed capacitor-inverter based carbon nanotube full adder.
*Nanoscale Research Letters*2010, 859: 862.Google Scholar - Navi K, Rad RSh, Moaiyeri MH, Momeni A: A low-voltage and energy-efficient full adder cell based on carbon nanotube technology.
*Nano Micro Letters*2010, 114: 120.Google Scholar - Khatir A, Abdolahzadegan Sh, Mahmoudi I: High speed multiple valued logic full adder using carbon nano tube field effect transistor.
*VLSICS*2011.Google Scholar - Deng J, Wong H-SP: A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application - part I: model of the intrinsic channel region.
*IEEE Trans*2007, 3186: 3194.Google Scholar - Deng J, Wong H-SP: A compact model for carbon nanotube field-effect transistors including nonidealities and its application - part II: full device model and circuit performance benchmarking.
*IEEE Trans*2007, 3195: 3205.Google Scholar

## Copyright

This article is published under license to BioMed Central Ltd. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.