Figure 7From: Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al2O3 stack structure using an implant-free techniqueThreshold voltage as a function of channel length for DC and UC devices. DC devices with GAA TiN/SiO2 gate stack are also plotted for comparison.Back to article page