Figure 14From: Conductive-bridging random access memory: challenges and opportunity for 3D architectureStatistical distribution of LRS under V > V SET (SET condition) and HRS under V < V RESET (RESET condition). (a) 20-nm (shown in the inset) and (b) 50-nm cell in Cu-Te/GdO x CBRAM devices [24].Back to article page