TY - JOUR AU - Lindert, N. AU - Chang, L. AU - Choi, Y. -. K. AU - Anderson, E. H. AU - Lee, W. -. C. PY - 2001 DA - 2001// TI - Sub-60-nm quasi-planar FinFETs fabricated using a simplified process JO - IEEE Electr Device Lett. VL - 22 UR - https://doi.org/10.1109/55.954920 DO - 10.1109/55.954920 ID - Lindert2001 ER - TY - STD TI - C-H Jan, U Bhattacharya, R Brain, S-J Choi, G Curello, G Gupta, et al. A 22nm SoC platform technology featuring 3-D tri-gate and high-k/metal gate, optimized for ultra low power, high performance and high density SoC applications. Proceeding Int Electron Devices Meet Tech Dig. 2012; doi:10.1109/IEDM.2012.6478969. ID - ref2 ER - TY - JOUR AU - Sun, X. AU - Lu, Q. AU - Moroz, V. AU - Takeuchi, H. AU - Gebara, G. AU - Wetzel, J. PY - 2008 DA - 2008// TI - Tri-Gate bulk MOSFET design for CMOS scaling to the end of the roadmap JO - IEEE Electr Device Lett. VL - 29 UR - https://doi.org/10.1109/LED.2008.919795 DO - 10.1109/LED.2008.919795 ID - Sun2008 ER - TY - STD TI - B Yu, L Chang, S Ahmed, H Wang, S Bell, C-Yu, et al. FinFET Scaling to l0nm Gate Length. Proc Int Electron Devices Meet Tech Dig. 2002; doi:10.1109/IEDM.2002.1175825. ID - ref4 ER - TY - JOUR AU - Jovanovic, V. AU - Suligoj, T. AU - Poljak, M. AU - Civale, Y. AU - Nanver, L. K. PY - 2010 DA - 2010// TI - Ultra-high aspect-ratio FinFET technology JO - Solid-State Electr. VL - 54 UR - https://doi.org/10.1016/j.sse.2010.04.021 DO - 10.1016/j.sse.2010.04.021 ID - Jovanovic2010 ER - TY - JOUR AU - Rathod, S. S. AU - Saxena, A. K. AU - Dasgupta, S. PY - 2011 DA - 2011// TI - Electrical performance study of 25 nm Omega-FinFET under the influence of gamma radiation: A 3D simulation JO - Microelectr J. VL - 42 UR - https://doi.org/10.1016/j.mejo.2010.08.013 DO - 10.1016/j.mejo.2010.08.013 ID - Rathod2011 ER - TY - JOUR AU - Ng, R. M. Y. AU - Wang, T. AU - Liu, F. AU - Zuo, X. AU - He, J. AU - Chan, M. PY - 2009 DA - 2009// TI - Vertically stacked silicon nanowire transistors fabricated by inductive plasma etching and stress-limited oxidation JO - IEEE Electr Device Lett. VL - 30 UR - https://doi.org/10.1109/LED.2009.2014975 DO - 10.1109/LED.2009.2014975 ID - Ng2009 ER - TY - STD TI - C Dupré, A Hubert, S Bécu, M Jublot, V Maffini-Alvaro, C Vizioz, et al. 15nm-diameter 3D stacked nanowires with independent gates operation: ΦFET. Proc Int Electron Devices Meet Tech Dig. 2008; doi:10.1109/IEDM.2008.4796805. ID - ref8 ER - TY - STD TI - S Bangsaruntip, K Balakrishnan, S-L Cheng, J Chang, M Brink, I Lauer, et al. Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond. Proc of Int Electron Devices Meet Tech Dig. 2013; doi:10.1109/IEDM.2013.6724667. ID - ref9 ER - TY - JOUR AU - Chang, C. AU - Wang, Y. F. AU - Kanamori, Y. AU - Shih, J. J. AU - Kawai, Y. AU - Lee, C. K. PY - 2005 DA - 2005// TI - Etching submicrometer trenches by using the Bosch process and its application to the fabrication of antireflection structures JO - J Micromech Microeng. VL - 15 UR - https://doi.org/10.1088/0960-1317/15/3/020 DO - 10.1088/0960-1317/15/3/020 ID - Chang2005 ER - TY - JOUR AU - Shih, C. -. H. AU - Chen, Y. -. M. AU - Lien, C. PY - 2005 DA - 2005// TI - An analytical threshold voltage roll-off equation for MOSFET by using effective-doping mode JO - Solid-State Electr. VL - 49 UR - https://doi.org/10.1016/j.sse.2005.01.021 DO - 10.1016/j.sse.2005.01.021 ID - Shih2005 ER - TY - JOUR AU - Matsukawa, T. AU - O'uchi, S. AU - Endo, K. AU - Ishikawa, Y. AU - Yamauchi, H. AU - Liu, Y. X. PY - 2009 DA - 2009// TI - Comprehensive analysis of variability sources of FinFET characteristics JO - Proc Symp VLSI Technology Tech Dig. VL - VLSIT09 ID - Matsukawa2009 ER -