Fig. 4From: Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-AroundSchematic representation of the carrier density in the channel at a on-state regime and b, c off-state regime for thin and large NW diameters, respectivelyBack to article page