Fig. 7From: Vertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around a Schematic 3D illustration of Si VNW CMOS inverter. b Transfer characteristics of inverters for different NW diametersBack to article page