Fig. 10From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic Process a Cross-couple structure during unbalance load. b Static noise margin with different WL voltages during initialization. c Dynamic write for two different data states. Unbalance RL,L = 400 kΩ can also be writtenBack to article page