Fig. 13From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic ProcessVT variation leads to different initialization compliance IL,1 and IL,2 Back to article page