Fig. 14From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic ProcessButterfly curves by Monte-Carlo simulations comparing SNM degradations caused by a variation in RL,L after initialization and b variations in both RL,L and VT Back to article page