Fig. 2From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic Process a The measured initial resistance of STI-RRAM samples with different △d. b Cumulative probability of the loading resistance after reset/set of the STI-RRAM at both high- and low-resistance statesBack to article page