Fig. 3From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic ProcessCorrelation between loading resistance levels, RL,L, and the applied gate voltage during set. Data suggest that different RL,L can be obtained by setting a different level of select gate voltageBack to article page