Fig. 6From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic ProcessCircuit schematic of nv-SRAM cell and its corresponding flow chart for switching between volatile and non-volatile SRAM operationsBack to article page