Fig. 7From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic Process a 4T2R SRAM cell in the hold condition. b As expected, loading resistance level, IL,L during hold can be lowered effectively by choosing a higher RL,L Back to article page