Fig. 9From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic Process a Illustration of self-inhibit mechanism during non-volatile data write by resetting one side of two RRAMs. b Dynamic change of RL and Q, QB potential verify self-inhibit write of latch data to RRAMsBack to article page