Fig. 3From: The Programming Optimization of Capacitorless 1T DRAM Based on the Dual-Gate TFETDrain current of DG-TFET after holding “0” and holding “1”. This figure shows the variation of drain current after holding “0” and holding “1” with respect to writing voltageBack to article page