Fig. 10From: The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling TransistorVariation of reading current with the holding time for S/S/H and S/H/HBack to article page