Fig. 4From: The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling TransistorTransient responses of drain currents for H/S/S and S/S/S operated in Table 1Back to article page