Fig. 5From: The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling TransistorPotential contours of the S/S/S (left) and H/S/S (right) after reading “1”Back to article page