Fig. 6From: The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistora Energy band from source to drain and b electric field at the top of source tunneling junctionBack to article page