Fig. 8From: The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling Transistora Potential contour after writing “1”. b Hole concentration after holding “0”Back to article page