Fig. 9From: The Optimization of Spacer Engineering for Capacitor-Less DRAM Based on the Dual-Gate Tunneling TransistorRecombination rate of a S/S/S and b S/S/H after reading “0”Back to article page