Fig. 1From: Enhancement of a-IGZO TFT Device Performance Using a Clean Interface Process via Etch-Stopper Nano-layers(Color online) Schematics of a CL-ES, b BCE, and c CV-ES processesBack to article page