Fig. 4From: Analog/RF Performance of T-Shape Gate Dual-Source Tunnel Field-Effect TransistorSimulated BBT electron tunneling rate diagrams of a device without gate overlap, b device with 5-nm gate overlap, and c the BBT electron tunneling rate of two devices, at 1 nm below the device surface; Vg = Vd = 1 VBack to article page