- Nano Express
- Open Access
Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection
Nanoscale Research Letters volume 14, Article number: 175 (2019)
A novel CMOS-process-compatible high-holding voltage silicon-controlled rectifier (HHV-SCR) for electrostatic discharge (ESD) protection is proposed and demonstrated by simulation and transmission line pulse (TLP) testing. The newly introduced hole (or electron) recombination region H-RR (or E-RR) not only recombines the minority carrier in parasitic PNP (or NPN) transistor base by N+ (or P+) layer, but provides the additional recombination to eliminate the surface avalanche carriers by newly added P+ (or N+) layer in H-RR (or E-RR), which brings about a further improvement of holding voltage (Vh). Compared with the measured Vh of 1.8 V of low-voltage triggered silicon-controlled rectifier (LVTSCR), the Vh of HHV-SCR can be increased to 8.1 V while maintaining a sufficiently high failure current (It2 > 2.6 A). An improvement of over four times in the figure of merit (FOM) is achieved.
With the development of semiconductor integrated technology and the consistent miniaturization of semiconductor device’s feature size, the device damage induced by ESD is becoming more severe. At the cost of large chip area, the conventional devices such as diode and gate grounded N-channel MOSFET (ggNMOS) featuring normal ESD robustness were reported . In order to realize improved ESD capability with a smaller device dimension, the low-voltage triggered silicon-controlled rectifier (LVTSCR) has been considered as an attractive device due to its high-current capability per unit area . For low-voltage applications, owing to the embedded low-trigger voltage (Vt1) ggNMOS, the LVTSCR with excellent ESD robustness is capable of providing faster ESD response speed than that obtained in conventional SCR. However, the strong inherent positive feedback causes an extremely low Vh (1~2 V), which is responsible for latch-up and transient mis-trigger . Such negative effects can be effectively suppressed by simply increasing Vh [3,4,5,6,7,8,9,10,11]. The device will be free from the latch-up and transient mis-trigger, while the Vh is higher than the power supply voltage (VDD). Accordingly, The N+ESD region and P+LDD region were added into SCR with additional masks and ion implant steps to improve Vh . However, the ESD robustness may deteriorate due to the additional power dissipation together with the increased Vh. In addition, the emitter voltage clamp technology for Vh improvement with acceptable failure current (It2) was also proposed . Nevertheless, the Vh in the aforementioned approaches is non-adjustable which still presents inconvenience and limitation in versatile applications.
In this letter, a novel high-holding voltage silicon-controlled rectifier (HHV-SCR) is proposed and demonstrated by TCAD simulation and TLP testing. The device simultaneously achieves high Vh, high It2, and adjustable Vh without any additional masks and steps. The TLP-test was carried out to validate that the Vh can be effectively improved while maintaining a sufficiently high It2. According to the tested results, the HHV-SCR features over four times higher Vh than that in the LVTSCR with the negligible degradation in It2.
In this work, a novel high-holding voltage SCR with an embedded carrier recombination structure is investigated. The physical models IMPACT.I, BGN, CONMOB, FLDMOB, SRH, and SRFMOB are used in numerical simulation. Based on the model, H-RR and E-RR are optimized to achieve high Vh and high PM. The fabricated HHV-SCRs and LVTSCR are tested by TLP system.
Structure and Mechanism
The schematic cross-sectional view of the proposed HHV-SCR and layout diagram are shown in Fig. 1a, b, respectively. The newly introduced H-RR and E-RR formed by floating N+ and P+ are identical to the N+ and P+ in the anode and cathode areas, respectively. The floating N+ in H-RR (or floating P+ in E-RR) is placed next to the P+ region in the anode (or N+ region in the cathode). Moreover, the new floating P+ in H-RR (or floating N+ in E-RR) is also located next to the aforementioned floating N+ in H-RR (or floating P+ in E-RR). The low-trigger N+ in H-RR (TN+) and low-trigger P+ in E-RR (TP+) are also fabricated by the same processes as the N+ (or P+) region in the anode (or cathode) to ensure the Vt1 within an acceptable range. As a positive ESD voltage (VESD) rising up to a certain level, the TN+/P-well/TP+ junction with a low-breakdown voltage will breakdown first followed by the snapback of the parasitic transistors triggered by the avalanche current. The strong positive feedback of the parasitic BJTs is responsible for the considerably low Vh of the LVTSCR. In the HHV-SCR, the N+ in H-RR (or the P+ in E-RR) will recombine the minority carriers injected from the edge of anode P+ (or cathode N+), which reduces the current gain (β) of the parasitic PNP (or NPN) and eliminates the surface bipolar effect. Importantly, the P+ in H-RR (or the N+ in E-RR) blocks the surface low-resistance path by recombining the surface electrons (or holes). Compared with the H-RR without P+ (or E-RR without N+), the new P+ in H-RR (or the N+ in E-RR) provides the additional recombination to eliminate the surface electrons (or holes) injected from cathode (or anode) and those induced by impact ionization (shown in Fig. 3a), which brings about the further increasing of Vh. By combining these modifications, a significant improvement in FOM is verified. The figure of merit (FOM) is cited from  and defined as the tolerable power density of single device given by FOM=(Vh·It2)/(N·W) to evaluate the Vh and It2 performance of single device. Generally, accompanied by the improving of Vh performance, it still causes the degradation of It2 due to the higher-power dissipation. Therefore, the higher FOM signifies the single device can achieve the higher current capability on the higher Vh level (N is the number of the stacking device; W is the device width).
Results and Discussion
The device characteristics were studied and simulated by TCAD Medici, where the corresponding models such as impact ionization and concentration-dependent mobility model were used. The simulated I-V curves of the LVTSCR and HHV-SCRs are shown in Fig. 2. The Vh of the LVTSCR is as low as 1.8 V, while the Vh of the HHV-SCR is improved from 4.6 V to 8.1 V with d1 decreased from 0.6 μm to 0 μm for d2 = 0.5 μm. In fact, the smaller d1 is favored for improved recombination capability of N+ in H-RR (or P+ in E-RR) to obtain a lower β, which explains that the HHV-SCR always achieves the highest Vh for d1 = 0 μm. The simulated results in Fig. 2b indicate that the Vh of HHV-SCR is further improved with d2 increased from 0.5 to 1 μm due to the increasing of device length. For demonstration, the P+ in H-RR (or N+ in E-RR) is also a key factor to increase Vh. The simulated results are shown in Fig. 2c. When the H-RR (or E-RR) with fixed d3 + d4 is completely formed by heavy doping N+ (or P+) (e.g., d3 = 3.5 μm, d4 = 0 μm), the simulated Vh is 7.1 V. By inserting the P+ inside H-RR and N+ inside E-RR with fixed d3 + d4 (e.g., d3 = 2.5 μm, d4 = 1.0 μm), the simulated Vh can be increased up to about 9.5 V. It can be inferred that the new P+ in H-RR (or N+ in H-RR) is effective in recombining surface avalanche electrons (or holes) to block the surface current path. Therefore, a higher Vh is required for the HHV-SCR to sustain the same holding current (Ih). The recombination curve alone AA′ line shown in Fig. 3a demonstrates the increasing of recombination rate induced by new P+ in H-RR (or N+ in E-RR). The TN+ and TP+ are adopted to ensure the Vt1 within an acceptable range. By adjusting the d2 and d5 at the fixed d5 + d2 + d5, the Vt1 of HHV-SCR can be significantly reduced from 12 V to 9.0 V to meet the design window of 5 V circuits with the negligible impact on Vh, shown in Fig. 2d. The current distribution diagrams of the simulated devices at the holding point are also shown in Fig. 3b, c, respectively. Compared with the current distribution in the HHV-SCR with d3 = 3.5 μm, d4 = 0 μm, the surface current path in proposed HHV-SCR is blocked due to the additional recombination rate benefited from P+ in H-RR and the N+ in E-RR.
The fabricated devices are tested by TLP system. The total widths (W) of all tested SCR are 50 μm and with single finger for the parameter’s comparison (Table 1). All of the tested devices occupy the similar layout area. The device parameters are shown in Table 2. Figure 4a shows the TLP measurement curves of the HHV-SCRs with d2 =0.5 μm (called devices B1) and the LVTSCR. According to the experimental results, the Vh of HHV-SCR is increased from 5.5 to 8.0 V with the d1 decreased from 0.6 μm to 0.0 μm, which is much higher than 1.8 V obtained in the conventional LVTSCR. As the d2 increases from 0.5 to 1 μm, the corresponding HHV-SCRs (called devices B2) obtain a higher Vh shown in Fig. 4b. Considering the design window, the clamping voltage (VCL) under the given index is also a key parameter to evaluate clamping ability. From the tested results, the VCL of single finger HHV-SCR is also kept within the acceptable range at the HBM = 2 kV (ITLP=1.3 A) although the finger width is only 50 μm. However, all devices cannot provide the eligible VCL under the stronger ESD stress due to the high Vh and large dynamic resistance (Rdy) induced by undersized device width. For satisfying the higher on-chip ESD requirement, the finger width is extended to the acceptable 300 μm for d1 = 0.6 μm, d4 = 0.5 μm, and d1 = 0.6 μm, d4 = 0 μm. The TLP testing shown in Fig. 5 demonstrates that the HHV-SCR with d4 = 0.5 μm features the extremely low Rdy (about 0.7 Ω), superior ESD robustness (It2 > 10 A) and high Vh of 6.7 V. It can be observed that the VCL is as low as 6.7 V at the ITLP = 5.4 A (HBM = 8 KV). Furthermore, the higher Vh benefited from P+ in H-RR (or N+ in E-RR) is also proved, as compared with the TLP curve of SCR with d4 = 0 μm. The tested results of 50 μm single-finger devices are listed in Table 1.
A novel CMOS-process-compatibleHHV-SCR is studied and measured by TCAD simulation and TLP system. Compared with the conventional LVTSCR, the HHV-SCR features significantly improved Vh (an improvement of over 450% in the Vh is achieved) and without sacrificing the chip area. Furthermore, the Vh of the HHV-SCR can be adjusted from 5.5 V to 8.1 V to satisfy the different Vh requirements with negligible degradation in It2. In terms of PM, compared with the conventional LVTSCR, over 200% improvement is also achieved.
Availability of Data and Materials
All data generated or analyzed during this study are included in this published article.
Vashchenko VA, Concannon A, terBeek M, Hopper P (2002) Comparison of ESD protection capability of lateral BJT, SCR and bidirectional SCR for high-voltage BiCMOS circuits, in Pro. BCTM:181–184. https://doi.org/10.1109/BIPOL.2002.1042913
Ker MD, Hsu KC (2005) Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. IEEE Trans Device Mater Rel 5(2):235–249. https://doi.org/10.1109/TDMR.2005.846824
Liu Z, Liou JJ, Vinson J (2008) Novel silicon-controlled rectifier (SCR) for high-voltage electrostatic discharge (ESD) applications. IEEE Electron Device Letters 29(7):753–755. https://doi.org/10.1109/LED.2008.923711
Huang YC, Ker M-D (2013) A Latchup-immune and robust SCR device for ESD protection in 0.25-μm 5-V CMOS process. IEEE Electron Device Letters 34(5):674–676. https://doi.org/10.1109/LED.2013.2252456
Wang Z, Klebanov M, Cooper RB, Liang W, Courtney S, Liou JJ (2015) No-snapback silicon-controlled rectifier for electrostatic discharge protection of high-voltage ICs. IEEE Electron Device Letters 36(11):1121–1123. https://doi.org/10.1109/LED.2015.2479612
Huang X, Liou JJ, Liu Z, Liu F, Liu J, Cheng H (2016) A new high holding voltage dual-direction SCR with optimized segmented topology. IEEE Electron Device Letters 37(10):1311–1313. https://doi.org/10.1109/LED.2016.2598063
Dai CT, Ker MD (2016) ESD protection design with stacked high-holding-voltage SCR for high-voltage pins in a battery-monitoring IC. IEEE Transactions on Electron Devices 63(5):1996–2002. https://doi.org/10.1109/TED.2016.2544382
Ker MD, Chiu PY, Shieh WT, Wang CC (2017) ESD protection design for touch panel control IC against latchup-like failure induced by system-level ESD test. IEEE Transactions on Electron Devices 64(2):642–645. https://doi.org/10.1109/TED.2016.2642042
Qi Z, Qiao M, Zhou X, Yang W, Fang D, Cheng S, Zhang S, Li Z, Zhang B (2017) Investigation of a latch-up immune silicon controlled rectifier for robust ESD application. ISPSD:183–186. https://doi.org/10.23919/ISPSD.2017.7988949
Guan J, Wang Y, Hao S, Zheng Y, Jin X (2017) A novel high holding voltage dual-direction SCR with embedded structure for HV ESD protection. IEEE Electron Device Letters 38(12):1716–1719. https://doi.org/10.1109/LED.2017.2766686
Ker MD, Hsu SF (2006) Component-level measurement for transient induced latchup in CMOS ICs under system-level ESD considerations. IEEE Trans Device Mater Rel 6(3):461–472. https://doi.org/10.1109/TDMR.2006.882203
This work was supported in part by the National Natural Science Foundation of China under contract 61674027, in part by the China Postdoctoral Science Foundation Funded Project under Grant 2017M612942, and in part by the Natural Science Foundation of Guangdong Province under grant 2016A030311022 and 2018A030310015, in part by the Applied Fundamental Research Project of Sichuan Province under grant 18YYJC0482, and in part by the Fundamental Research Funds for the Central Universities under grant ZYGX2016J210.
The authors declare that they have no competing interests.
Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.
About this article
Cite this article
Wang, Z., Qi, Z., Liang, L. et al. Novel High Holding Voltage SCR with Embedded Carrier Recombination Structure for Latch-up Immune and Robust ESD Protection. Nanoscale Res Lett 14, 175 (2019) doi:10.1186/s11671-019-3017-8
- Electrostatic discharge (ESD)
- Silicon-controlled rectifier (SCR)
- Holding voltage (V h)
- Transmission line pulse (TLP)