TY - STD TI - Vashchenko VA, Concannon A, terBeek M, Hopper P (2002) Comparison of ESD protection capability of lateral BJT, SCR and bidirectional SCR for high-voltage BiCMOS circuits, in Pro. BCTM:181–184. https://doi.org/10.1109/BIPOL.2002.1042913 ID - ref1 ER - TY - JOUR AU - Ker, M. D. AU - Hsu, K. C. PY - 2005 DA - 2005// TI - Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits JO - IEEE Trans Device Mater Rel VL - 5 UR - https://doi.org/10.1109/TDMR.2005.846824 DO - 10.1109/TDMR.2005.846824 ID - Ker2005 ER - TY - JOUR AU - Liu, Z. AU - Liou, J. J. AU - Vinson, J. PY - 2008 DA - 2008// TI - Novel silicon-controlled rectifier (SCR) for high-voltage electrostatic discharge (ESD) applications JO - IEEE Electron Device Letters VL - 29 UR - https://doi.org/10.1109/LED.2008.923711 DO - 10.1109/LED.2008.923711 ID - Liu2008 ER - TY - JOUR AU - Huang, Y. C. AU - Ker, M. -. D. PY - 2013 DA - 2013// TI - A Latchup-immune and robust SCR device for ESD protection in 0.25-μm 5-V CMOS process JO - IEEE Electron Device Letters VL - 34 UR - https://doi.org/10.1109/LED.2013.2252456 DO - 10.1109/LED.2013.2252456 ID - Huang2013 ER - TY - JOUR AU - Wang, Z. AU - Klebanov, M. AU - Cooper, R. B. AU - Liang, W. AU - Courtney, S. AU - Liou, J. J. PY - 2015 DA - 2015// TI - No-snapback silicon-controlled rectifier for electrostatic discharge protection of high-voltage ICs JO - IEEE Electron Device Letters VL - 36 UR - https://doi.org/10.1109/LED.2015.2479612 DO - 10.1109/LED.2015.2479612 ID - Wang2015 ER - TY - JOUR AU - Huang, X. AU - Liou, J. J. AU - Liu, Z. AU - Liu, F. AU - Liu, J. AU - Cheng, H. PY - 2016 DA - 2016// TI - A new high holding voltage dual-direction SCR with optimized segmented topology JO - IEEE Electron Device Letters VL - 37 UR - https://doi.org/10.1109/LED.2016.2598063 DO - 10.1109/LED.2016.2598063 ID - Huang2016 ER - TY - JOUR AU - Dai, C. T. AU - Ker, M. D. PY - 2016 DA - 2016// TI - ESD protection design with stacked high-holding-voltage SCR for high-voltage pins in a battery-monitoring IC JO - IEEE Transactions on Electron Devices VL - 63 UR - https://doi.org/10.1109/TED.2016.2544382 DO - 10.1109/TED.2016.2544382 ID - Dai2016 ER - TY - JOUR AU - Ker, M. D. AU - Chiu, P. Y. AU - Shieh, W. T. AU - Wang, C. C. PY - 2017 DA - 2017// TI - ESD protection design for touch panel control IC against latchup-like failure induced by system-level ESD test JO - IEEE Transactions on Electron Devices VL - 64 UR - https://doi.org/10.1109/TED.2016.2642042 DO - 10.1109/TED.2016.2642042 ID - Ker2017 ER - TY - STD TI - Qi Z, Qiao M, Zhou X, Yang W, Fang D, Cheng S, Zhang S, Li Z, Zhang B (2017) Investigation of a latch-up immune silicon controlled rectifier for robust ESD application. ISPSD:183–186. https://doi.org/10.23919/ISPSD.2017.7988949 ID - ref9 ER - TY - JOUR AU - Guan, J. AU - Wang, Y. AU - Hao, S. AU - Zheng, Y. AU - Jin, X. PY - 2017 DA - 2017// TI - A novel high holding voltage dual-direction SCR with embedded structure for HV ESD protection JO - IEEE Electron Device Letters VL - 38 UR - https://doi.org/10.1109/LED.2017.2766686 DO - 10.1109/LED.2017.2766686 ID - Guan2017 ER - TY - JOUR AU - Ker, M. D. AU - Hsu, S. F. PY - 2006 DA - 2006// TI - Component-level measurement for transient induced latchup in CMOS ICs under system-level ESD considerations JO - IEEE Trans Device Mater Rel VL - 6 UR - https://doi.org/10.1109/TDMR.2006.882203 DO - 10.1109/TDMR.2006.882203 ID - Ker2006 ER -