TY - JOUR AU - Kim, D. W. PY - 2004 DA - 2004// TI - Magnetically enhanced inductively coupled plasma etching of 6H-SiC JO - IEEE Trans Plasma Sci VL - 32 UR - https://doi.org/10.1109/TPS.2004.828821 DO - 10.1109/TPS.2004.828821 ID - Kim2004 ER - TY - STD TI - A. T. Ping, I. Adesida, M. Asif Khan and J. N. Kuznia, “Reactive ion etching of gallium nitride using hydrogen bromide plasmas,” in Electron Lett, vol. 30, no. 22, pp. 1895-1897, 27 Oct. 1994. ID - ref2 ER - TY - JOUR AU - Lin, T. H. AU - Belser, M. AU - Tzeng, Y. PY - 1988 DA - 1988// TI - Pulsed microwave plasma etching of polymers in oxygen and nitrogen for microelectronic applications JO - IEEE Trans Plasma Sci VL - 16 UR - https://doi.org/10.1109/27.16551 DO - 10.1109/27.16551 ID - Lin1988 ER - TY - JOUR AU - Davis, J. A. PY - 2001 DA - 2001// TI - Interconnect limits on gigascale integration (GSI) in the 21st century JO - Proc IEEE VL - 89 UR - https://doi.org/10.1109/5.915376 DO - 10.1109/5.915376 ID - Davis2001 ER - TY - STD TI - K. Han, A. B. Kahng and H. Lee, “Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router,” 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, 2015, pp. 1-6. ID - ref5 ER - TY - STD TI - D. James, “Low-K and Interconnect Stacks -- a Status Report,” The 17th Annual SEMI/IEEE ASMC 2006 Conference, Boston, MA, 2006, pp. 108-113. ID - ref6 ER - TY - STD TI - J. Bao et al., “A BEOL multilevel structure with ultra low-k materials (k ≤ 2.4),” 2010 IEEE International Interconnect Technology Conference, Burlingame, CA, 2010, pp. 1-3. ID - ref7 ER - TY - STD TI - F. Xia et al., “Characterization and challenge of TDDB reliability in Cu/low K dielectric interconnect,” 2011 International Reliability Physics Symposium, Monterey, CA, 2011, pp. 2C.1.1-2C.1.4. ID - ref8 ER - TY - STD TI - K. P. Cheung et al., “Charging damage in thin gate-oxides-better or worse?” in Proc. 3rd Int. Symp. Plasma Process-Induced Damage, Jun. 1998, pp. 34–37. ID - ref9 ER - TY - JOUR AU - Tsai, Y. AU - Wu, C. AU - Lin, C. J. AU - King, Y. PY - 2016 DA - 2016// TI - Wafer-Level Mapping of Plasma-Induced Charging Effect by On-Chip In Situ Recorders in FinFET Technologies JO - IEEE Trans Electron Dev VL - 63 UR - https://doi.org/10.1109/TED.2016.2552231 DO - 10.1109/TED.2016.2552231 ID - Tsai2016 ER - TY - STD TI - T. Hsieh, Y. Tsai, C. J. Lin and Y. King, “Charge splitting in-situ recorder (CSIR) for monitoring plasma damage in FinFET BEOL processes,” 2017 IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Toyama, 2017, pp. 128-129. ID - ref11 ER - TY - JOUR AU - Tsai, Y. AU - Liou, P. AU - Lin, C. J. AU - King, Y. PY - 2018 DA - 2018// TI - Plasma Charging Effect on the Re-liability of Copper BEOL Structures in Advanced FinFET Technologies JO - IEEE J Electron Dev Soc VL - 6 UR - https://doi.org/10.1109/JEDS.2018.2859365 DO - 10.1109/JEDS.2018.2859365 ID - Tsai2018 ER - TY - STD TI - A. Baharin, M. Kocan, G. A. Umana-Membreno, U. K. Mishra, G. Parish and B. D. Nener, “Experimental and numerical investigation of the electrical characteristics of vertical n-p junction diodes created by Si implantation into p-GaN,” 2008 Conference on Optoelectronic and Microelectronic Materials and Devices, Sydney, NSW, 2008, pp. 12-15. ID - ref13 ER - TY - STD TI - C. Wu, Y. Tsai, C. J. Lin and Y. King, “Mapping of wafer-level plasma induced charge contour by novel on-chip in-situ recorders in advance FinFET technologies,” 2015 IEEE International Electron Devices Meeting (IEDM), Washington, DC, 2015, pp. 7.1.1-7.1.4. ID - ref14 ER - TY - STD TI - S. Krishnan, S. Aur, G. Wilhite and R. Rajgopal, “High density plasma etch induced damage to thin gate oxide,” Proceedings of International Electron Devices Meeting, Washington, DC, USA, 1995, pp. 315-318. ID - ref15 ER - TY - STD TI - C. Zhu, P. Guo and Z. Dai, “Investigation on wafer warpage evolution and wafer asymmetric deformation in fan-out wafer level packaging processes,” 2017 18th International Conference on Electronic Packaging Technology (ICEPT), Harbin, 2017, pp. 664-668. ID - ref16 ER - TY - STD TI - M. Kimura and H. Koyama, “Stress-induced low-level leakage mechanism in ultrathin silicon dioxide films caused by neutral oxide trap generation,” Proceedings of 1994 IEEE International Reliability Physics Symposium, San Jose, CA, USA, 1994, pp. 167-172. ID - ref17 ER -