Fig. 7From: Robust and Latch-Up-Immune LVTSCR Device with an Embedded PMOSFET for ESD Protection in a 28-nm CMOS ProcessMeasured TLP I–V and leakage currents of EP-LVTSCR with three different D2Back to article page