Skip to main content

Characterization and Fabrication of the CFM-JTE for 4H-SiC Power Device with High-Efficiency Protection and Increased JTE Dose Tolerance Window


A 13.5 kV 4H-SiC PiN rectifier with a considerable active area of 0.1 cm2 is fabricated in this paper. Charge-field-modulated junction termination extension (CFM-JTE) has been proposed for satisfying the requirement of ultra-high reverse voltage, which enlarges the JTE dose tolerance window, making it approximately 2.8 times that of the conventional two-zone JTE. Besides, the CFM-JTE can be implemented through the conventional two-zone JTE process. The measured forward current is up to 100 A @ VF = 5.2 V in the absence of carrier lifetime enhancement technology. The CFM-JTE structure accomplishes 96% of the theoretical breakdown voltage of the parallel plane junction with a relatively small terminal area of 400 μm, which contributes to achieving the Baliga’s figure of merit of 58.8 GW/cm2.


Silicon carbide has become a new option for improving power applications due to its characteristics of higher voltage operating at thinner active layers, extended power density, higher frequency switching, better heat dissipation, smaller system size and lower system cost [1, 2]. In the past few years, commercial SiC rectifiers and MOSFETs have been rated at 1.2–1.7 kV. However, in representative application fields such as smart grids, electric vehicles, pulse power supplies and ultra-high-voltage solid-state power supplies, there is increasing demand for blocking capability of over 10 kV and forward current capability of over 1000 A cm−2.

Up to now, the main challenges faced by 10 kV and higher-level SiC power electronic devices have focused on the performance of the junction termination technology, simplification of fabrication processes, high quality of thick epitaxial layer and reduction in surface defects. For ultra-high-voltage SiC devices, the length of the terminal structure is mostly 6–8 times that of the epitaxial thickness [3], which tremendously reduces the utilization rate of the wafer and thus increases the cost for fabrication. 4H-SiC PiN rectifiers have become the most suitable candidates for ultra-high-voltage applications as a result of the conductivity modulation effect. For the field limiting ring (FLR) structure, a precise optimization design can be obtained through analytical calculation [4], while the current photolithography cannot accomplish the accurate space and width of the rings. The novel field limiting ring terminal for 10 kV SiC device has been applied to have a high reverse protection efficiency [5, 6], but its terminal area exceeds 700 μm, resulting in additional consumption of the SiC wafer. Junction termination extension (JTE) is another frequently used high-efficiency terminal protection structure, but its efficiency is extremely sensitive to the dose of JTE. For ultra-high-voltage levels, MZ-JTEs and CD-JTEs [7] are utilized to critically modulate the electric field and require strict ion implantation conditions and times, which in turn increase the manufacturing complexity and cost. In order to improve the conduction ability, researches on characteristics of barrier height between diverse metals and SiC have been carried out [8, 9]. Usually, 50–100-nm-thick Ti/Al film is formed for the anode ohmic contact and Ni film is for cathode ohmic contact, respectively. Besides, the scale of the active area of the 4H-SiC rectifier will greatly affect the forward current characteristics. It is found that in the 4H-SiC N-type epitaxial layer, the Z1/2 center (EC—0.65 eV), the acceptor level of the carbon monovacancy, mainly affects the carrier lifetime [10]. Aluminum ion implantation will lead to a large concentration of massive deep levels involving the Z1/2 center in the mesa periphery and junction termination region [11], resulting in a decrease in carrier lifetime. Therefore, 4H-SiC rectifiers with a large active area (> 9 mm2) are required in design and manufacture for the impact of the reduced carrier lifetime in the mesa periphery region and termination region is relatively negligible.

In this paper, the 4H-SiC CFM-JTE PiN rectifier is fabricated on a 100-μm epitaxial layer of 5 × 1014 cm−3 and achieves considerable blocking capacity of 13.5 kV in the off state and forward current of 100A @ VF = 5.2 V in the on state. The differential on-resistance of the CFM-JTE PiN rectifier is measured of 3.1 mΩ cm2 at room temperature. The CFM-JTE obtains 96% of the theoretical breakdown voltage through the concept and analysis of charge field modulation, which favorably expands the tolerance window of the implantation dose and leads to an acceptably termination length of 400 μm.


Device Structure Analysis

The design, optimization and analysis are executed by Silvaco-TCAD. Figure 1 shows the schematic of the 4H-SiC PiN structure with termination, involving: (a) charge-field-modulated (CFM-JTE), (b) out-ring-assisted JTE (ORA-JTE), and (c) two-zone JTE (TZ-JTE). In the blocking state, the electron–hole collision ionization rate is closely related to the electric field strength. A concept of charge electric field modulation Eq(r) is proposed to reveal the modulation mechanism of the CFM-JTE through the vector superposition method of the terminal electric field caused by the charge electric field Eq(r) in Fig. 1a. The CFM-JTE consists of JTE1 region, JTE2 region and three groups of rings. The multiple rings equivalently divide the terminal into five doped zones: R1-R2, R2-R3, R3-R4, R4-R5 and R5-R6, where effective charges of Q1, Q2, Q3, Q4 and Q5 are introduced, respectively. Based on the decomposition and superposition of electric field vectors at x and y coordinates, the overall electric field located in Ri point caused by the applied potential field Ep(r) and the charge electric field EQi(r) generated by every Qi can be analytically expressed in the x and y directions, as given in Eqs. (1) and (2), respectively.

$$E_{Ri, x} = E_{px} + \mathop \sum \limits_{j = 1}^{i - 1} E_{Qjx} - \mathop \sum \limits_{j = i}^{5} E_{Qjx}$$
$$E_{Ri,y} = E_{py} + \mathop \sum \limits_{j = 1}^{i - 1} E_{Qjy} + \mathop \sum \limits_{j = i}^{5} E_{Qjy}$$
Fig. 1

Schematic section of 4H-SiC PiN rectifier with a CFM-JTE, b ORA-JTE, c conventional TZ-JTE

In the off state, the low-doped depletion region contracts prematurely and aborts at the termination region due to the curvature effect in the PiN main junction. Thus, the applied potential field Ep(r) is fulsomely concentrated at the main junction periphery. The existence of Qi promotes the depletion along the CFM-JTE to the outermost epitaxial layer. The strength of the charge electric field EQi is associated with the quantity of Qi. The decrease in Qi along the terminal outer edge effectively achieves the electric field modulation in the terminal region. Consequently, through the mechanism and effect of charge electric field modulation, CFM-JTE availably overcomes the deficiency of low diffusion coefficient of SiC to form the varied lateral doping (VLD) effect, which is a highly effective, robust and mature junction terminal protection technology for Si devices [12, 13]. The ring width (wr) of each group is decreased to 15 μm, 12 μm and 9 μm, respectively. The space of each ring is equal to the same value of 5 μm. The length and dose of the JTE1 region and the JTE2 region are both at a fixed ratio of 3:2. The detailed parameters of the proposed rectifier are given in Table 1.

Table 1 Structure parameters of the CFM-JTE 4H-SiC PiN rectifier

Simulation and Optimization

In order to decrease the deviations caused by the sensitivity of the device structure and doping concentrations, the processing configuration Athena is applied. The doping concentrations of the CFM-JTE are formed through multiple steps of aluminum implantation process simulation. The total depth of doping reaches nearly 1 μm.

Figure 2 shows the blocking capacities and the tolerances to implantation dose of CFM-JTE, ORA-JTE and conventional TZ-JTE. The four termination structures share a fixed-length value of L = 400 μm to compare their efficiency. Both the length and dose of JTE1 and JTE2 are fixed at the ratio of 3:2. The simulation is performed on the 2-D structure, and the breakdown judgment criterion is that the reverse leakage current reaches 1 × 10–9 A. The black solid line represents the theoretical BV which is calculated as 14.1 kV according to [10, 14], and the gray dashed line indicates 12 kV. The design margin of 20% is applied in the target for 10 kV considering the process tolerance and simulation deviation. In the conventional TZ-JTE, the breakdown voltage is quite sensitive to the implantation dose and reaches over 12 kV only when the dose varies between 0.98 and 1.14 × 1013 cm−2. The sensitivity of ORA-JTE to JTE injection concentration is alleviated, and a wider tolerance window of 0.97–1.28 × 1013 cm−2 is obtained to maintain the target voltage above 12 kV. The CFM-JTE has the widest tolerance of the implantation dose window in a range of 0.86–1.30 × 1013 cm−2, which is approximately 2.8 times that of the conventional TZ-JTE and 1.4 times that of ORA-JTE. Thus, the CFM-JTE shows better robustness for process variations.

Fig. 2

Comparison of breakdown capacities to the JTE dose window for the 4H-SiC PiN rectifier with CFM-JTE, ORA-JTE and conventional TZ-JTE

Figure 3 shows the comparison of the surface electric field distribution and intensity of CFM-JTE, ORA-JTE and TZ-JTE in the blocking state. The peak electric field is mainly concentrated in the main junction and the terminal periphery. CFM-JTE availably flattens the electric field distribution and promotes the electric field strength along the terminal, which ultimately improves the blocking capacity efficiently.

Fig. 3

Reverse surface electric field distribution and intensity in CFM-JTE, ORA-JTE and conventional TZ-JTE

In order to comprehend the mechanism of CFM-JTE modulating charge electric field, the distributions of the breakdown electric field across AA’ cutline in Fig. 1a with different implantation doses of JTE1 are plotted in Fig. 4. The existence of Qi, especially the highly doped Q1 zone next to the main junction, immensely alleviates the concentration of electric field lines at the mesa etching corner. The Q5 zone is set to ease the electric field crowding at R5 point in Fig. 1a. The results demonstrate that the uniformity of the electric field distribution can be effectively improved through the modulation of the charge electric field EQi(r) in the terminal. Thus, the capability of the blocking voltage and the reliability of the device could be improved.

Fig. 4

Surface electric field distributions in breakdown corresponding to different implantation doses of JTE1

The size of terminal area affects the efficiency of the chip utilization directly. In the blocking state, the applied potential field is clustered around the main junction periphery. The JTE1 region near the main junction needs to introduce more charges to enhance the modulation effect of the charge field (Eq). Thus, L1 needs to be set longer than L2. When the ratio of L1 to L2 is fixed at 3: 2, the blocking capacities of different lengths L on the terminal are comparatively analyzed in Fig. 5.

Fig. 5

Blocking capacities with different terminal lengths

The corresponding electric field distributions are displayed in Fig. 6. The large-scale area of CFM-JTE is conducive to increasing the required charge Qi and giving full play to the modulation effect of EQi(r), so as to obtain a larger implantation dose tolerance window (TW). When the CFM-JTE length L is set as 300 μm, 350 μm, 400 μm and 450 μm, the TW range increases sequentially, corresponding to 3 × 1012 cm−2, 3.2 × 1012 cm−2, 4.4 × 1012 cm−2 and 4.7 × 1012 cm−2 in range on condition that the BV is over 12 kV. It is more appropriate to select a terminal length L of 400 μm in this work based on the trade-off of terminal size, JTE dose tolerance window, terminal electric field modulation and breakdown voltage capability.

Fig. 6

Surface electric field distributions in breakdown corresponding to different terminal lengths

The existence of surface states should be considered in the actual fabrication of the 4H-SiC PiN rectifier. These surface states are derived from holes trapped in deep interface states, fixed oxide charges of P-SiC (including P++ layer and P-JTE region)/SiO2 interface and the implementation process [15,16,17,18]. For the CFM-JTE termination, the electric field modulation at the interface S1 and S2 by interface positive charges (Qit), effective charges (Qj) and applied potential in the direction of the vertical is analyzed in Fig. 7.

Fig. 7

Electric field modulation at S1 and S2 by interface positive charges (Qit), effective charges (Qj) and applied potential

Positive interface charges (Qit) generate an opposite charge field (EQity) compared with the applied potential field (Epy), helping to mitigate the electric field strength in the direction of the vertical interface. Figure 8 exhibits the electric field distributions in SiO2/SiC interface S1 under conditions of different Qit.

Fig. 8

Electric field distributions in SiO2/SiC interface with different Qit

In terms of the charge field modulation analysis at interface S2, EQity is opposite to the vector direction of Epy and EQjy. The existence of Qit helps reduce the electric field in S2. Considering the existence of the interface charge (Qit), a larger ionization effective charge Qj is required to counteract the electric field intensity generated by the Qit. Consequently, when the quantity of Qit increases, the optimal implantation dose concentration of JTE should be simultaneously enhanced to maintain the same blocking capability. As shown in Fig. 9, the overall BV–Dose curve shifts in the direction of rising with the increase in Qit.

Fig. 9

Comparison of influences to the blocking capacity by interface charges in 4H-SiC PiN rectifier

Results and Discussion

The proposed CFM-JTE 4H-SiC PiN rectifier has been manufactured in a 4-inch N-type wafer with 4° off-axis (0001). The wafer is grown through epitaxy with four layers (N+, N, P+, P++) corresponding to the concentration of 1 × 1018 cm−3, 5 × 1014 cm−3, 1 × 1018 cm−3 and 5 × 1019 cm−3. The major process flow of the CFM-JTE fabrication is displayed in Fig. 10. The P++ layer is grown through epitaxy to obtain uniform and highly doping to promote the ohmic contact quality between SiC and anode metal. The mesa etching structure is formed in the ICP-RIE facility through the mesa-etching mask. The etching gas is mainly composed of SF6 and oxygen. Multiple Al ion implantations are implemented at a maximum energy of 500 keV to form the CFM-JTE structure. A two-step Al ion implantation is applied to form the five diminishing doped zones. JTE1 and R2-R3 zones are formed through the first implantation mask. JTE2, R1-R2, R3-R4, R4-R5 and R5-R6 regions are configured simultaneously by the Al ion implantation through the second implantation mask. As is known to all, the ion activation rate in silicon carbide is not high after implanted with high-energy ions, accompanied by severe lattice damage. In order to improve the above undesirable situation, the aluminum ion implantations are accomplished at a temperature of 500 °C through an oxide mask. Post-implantation annealing has been conducted in argon ambient at a temperature of 1800 °C for 10 min with a carbon cap in order to further renovate the damage caused by high-energy ion implantation and improve the accuracy of doping concentration by increasing the effective ion activation rate. P-type SiC ohmic contact is formed using Al/Ti. The RTA process is consistently carried out and inspected for two minutes in an inert gas nitrogen environment at a temperature of 1000 °C. High-quality passivation layers (SiO2 layer, Si3N4 film and thick polyimide layer) are deposited to prevent surface leakage and avoid sparking in air [5]. The CFM-JTE PiN rectifier covers an active area of up to 0.1 cm2. The fabrication process is consistent with the conventional two-zone JTE 4H-SiC PiN rectifier, without any extra masks or process steps, which is extremely conducive to reduce the manufacturing complexity and cost.

Fig. 10

Process flow of the CFM-JTE

The forward characteristics of the manufactured CFM-JTE PiN rectifier are tested on the wafer using the CS-3200 Curve Tracer instrument. The fabricated CFM-JTE PiN rectifier exhibits a large capacity of forward current conduction without carrier lifetime enhancement technology. The forward current is measured up to 100 A corresponding to a forward voltage of 5.2 V, as shown in Fig. 11. The differential on-resistance of the proposed rectifier is measured as 3.1 mΩ cm2 at room temperature, corresponding to the forward voltage of 3.6 V. The forward conduction characteristics at different temperatures are also illustrated in the inset of Fig. 11. The I–V curve shows negative temperature coefficient peculiarity. This is because as the temperature rises, the mobility of the material decreases, while the narrower band gap of the SiC material reduces the self-built potential of the P–N junction, and the carrier lifetime of the drift region extends with the increase in temperature, thereby leading to an increase in the current density. The measured turn-on voltage is defined at a forward current density of 10 A·cm−2. It gradually reduces from 3.14 to 3.04 V when the ambient temperature rises from 25 to 150 °C. The maximum shift of the forward turn-on voltage has been stuck in a range of 3%, corresponding to a value of 0.1 V, which exhibits much better temperature stability than Si PiN.

Fig. 11

Forward I–V curve of the CFM-JTE PiN rectifier and characteristics at diverse temperature environments in the inset

The 4H-SiC PiN rectifiers with CFM-JTE, ORA-JTE as well as conventional TZ-JTE are fabricated on the 4-inch wafer, and their terminal protection effects are shown in Fig. 12. Reverse breakdown voltage measurements are executed and immersed in Fluorinert oil to avoid arcing in the air. In experimental measurements with JTE1 dose of 1.2 × 1013 cm−2, the PiN rectifiers with ORA-JTE and the conventional TZ-JTE obtain the blocking capacities of 12.5 kV and 9.6 kV, respectively, with the same terminal length of 400 μm.

Fig. 12

Breakdown characteristics of the fabricated 4H-SiC PiN rectifier. a Measured BV of the CFM-JTE, ORA-JTE and TZ-JTE. b Measured BV of the CFM-JTE with different implantation dose. Solid marks are the experimental values

Multi-batch samples of CFM-JTE PiN rectifiers could repeatedly obtain the breakdown voltage of 13.5 kV at the leakage current of 10 μA. The experimental blocking voltage reaches up to 96% of the theoretical breakdown value, which indicates that the CFM-JTE has a higher terminal protection efficiency. A withstand voltage of more than 130 V/μm has been achieved in the 100 μm drift layer of the 4H-SiC PiN rectifier. The Baliga’s figure of merit (BFOM = BV2/Ron,sp) reaches 58.8 GW/cm2 at room temperature. The CFM-JTE PiNs with different JTE1 implantation doses have been manufactured. The experimental and simulated values of the breakdown voltage are depicted in Fig. 12b. The experimental values are in accordance with the trend of simulation and confirm that the CFM-JTE structure can expand the JTE dose tolerance window effectively. Table 2 compares the characteristics of the recently reported ultra-high-voltage 4H-SiC rectifiers. The CFM-JTE 4H-SiC rectifier fabricated in this work shows excellent performance in the aspects of ultra-high-voltage blocking capacity, ultra-high forward current conduction capacity and high termination efficiency.

Table 2 Summary and comparison of characteristics of the recently reported 4H-SiC PiN rectifiers and this work


In this work, the 4H-SiC CFM-JTE PiN rectifier has been designed and fabricated successfully. The experimental breakdown voltage of the CFM-JTE PiN is 13.5 kV corresponding to 96% of the theoretical blocking value. The CFM-JTE exhibits a much improved terminal protection efficiency compared with the ORA-JTE (BV = 12.5 kV, with protection efficiency up to 88%) and the conventional TZ-JTE (BV = 9.6 kV, with protection efficiency up to 68%). The CFM-JTE PiN rectifier acquires a large forward current of 100 A @ VF = 5.2 V without using carrier lifetime enhancement technology and exhibits stable forward I–V characteristics at various temperatures. The Baliga’s figure of merit for the CFM-JTE PiN rectifier reaches 58.8 GW/cm2 at room temperature. The tolerance of the implantation dose window for CFM-JTE is enlarged based on the charge electric field modulation, which is approximately 2.8 times that of the conventional TZ-JTE and 1.4 times that of ORA-JTE, showing much better robustness to process variation. In addition, the manufacturing process for CFM-JTE is consistent with the conventional TZ JTE process without increasing the number of exceptionally complex processes or masks, which demonstrates that the CFM-JTE is optimal for ultra-high-power applications with satisfactory terminal efficiency and process tolerance.

Availability of data and materials

All the data are available without restrictions.



Silicon carbide


Junction termination extension


Charge field modulated


Two-zone junction termination extension


Field limiting ring


Multiple-zone junction termination extension


Counter-doped junction termination extension





E c :

Energy conduction band

V F :

Forward voltage


Out-ring-assisted junction termination extension

E q :

Charge electric field

E p :

Applied potential field

Q i :

Effective charge


Varied lateral doping

w r :

Ring width


Two dimensional


Breakdown voltage


Tolerance window

Q it :

Interface charge

Q j :

Ionization effective charge


Rapid thermal annealing

R on,sp :

Specific on-resistance


Baliga’s figure of merit


  1. 1.

    Johannesson D, Nawaz M, Ilves K (2017) Assessment of 10 kV, 100 A silicon carbide MOSFET power modules. IEEE Trans Power Electron 33(6):5215–5225

    Article  Google Scholar 

  2. 2.

    Tan JH, Chen ZZ, Lu WY, Cheng Y, He H, Liu YH, Zhao GJ (2014) Fabrication of uniform 4H-SiC mesopores by pulsed electrochemical etching. Nanoscale Res Lett 9(1):570

    Article  Google Scholar 

  3. 3.

    Wen Y, Xu XJ, Zhu H, Li X, Deng XC, Yang F, Li JT, Zhang B (2019) Design and characteristics of an etching field limiting ring for 10kV SiC power device. In: 2019 16th China international forum on solid state lighting & 2019 international forum on wide bandgap semiconductors China (SSLChina: IFWS)

  4. 4.

    He J, Chan M, Zhang X, Wang YY (2006) A new analytic method to design multiple floating field limiting rings of power devices. Solid State Electron 50(7/8):1375–1381

    CAS  Article  Google Scholar 

  5. 5.

    Deng XC, Gao SF, Tan B, Li JT, Li X, Li CZ, Chen WJ, Li ZJ, Zhang B (2019) Multizone gradient-modulated guard ring technique for ultrahigh voltage 4H-SiC devices with increased tolerances to implantation dose and surface charges. IEEE J Emerg Sel Top Power Electron 7(3):1505–1512

    Article  Google Scholar 

  6. 6.

    Deng XC, Yang LP, Wen Y, Li X, Yang F, Wu H, Cao HH, Li JT, Chen WJ, Zhang B (2019) Experimental study and characterization of an ultrahigh-voltage Ni/4H–SiC junction barrier Schottky rectifier with near ideal performances. Superlattices Microstruct 138:106381

    Article  Google Scholar 

  7. 7.

    Huang CF, Hsu HC, Chu K, Chu KW, Lee LH, Tsai MJ, Lee KY, Zhao F (2015) Counter-doped JTE, an edge termination for HV SiC devices with increased tolerance to the surface charge. IEEE Trans Electron Devices 62(2):354–358

    CAS  Article  Google Scholar 

  8. 8.

    Lee SK, Zetterling CM, Östling M, Åberg I, Magnusson MH, Deppert K, Wernersson LE, Samuelson L, Litwin A (2002) Reduction of the Schottky barrier height on silicon carbide using Au nano-particles. Solid-State Electron 46(9):1433–1440

    CAS  Article  Google Scholar 

  9. 9.

    Kang MS, Ahn JJ, Moon KS, Koo SM (2012) Metal work-function-dependent barrier height of Ni contacts with metal-embedded nanoparticles to 4H-SiC. Nanoscale Res Lett 7(1):75

    Article  Google Scholar 

  10. 10.

    Danno K, Nakamura D, Kimoto T (2007) Investigation of carrier lifetime in 4H-SiC epilayers and lifetime control by electron irradiation. Appl Phys Lett 90(20):202109

    Article  Google Scholar 

  11. 11.

    Kawahara K, Alfieri G, Kimoto T (2009) Detection and depth analyses of deep levels generated by ion implantation in n- and p- type 4H-SiC. J Appl Phys 106(1): 013719–013719-6

  12. 12.

    Strengl R, Gosele U, Fellinger C, Beyer M, Walesch S (1986) Variation of lateral doping as a field terminator for high-voltage power devices. IEEE Trans Electron Devices 33(3):426–428

    Article  Google Scholar 

  13. 13.

    Chen XB, Zhang B, Li ZJ (1992) Theory of optimum design of reverse-biased p-n junction using resistive field plate and variation lateral doping. Solid-State Electron 35(9):1365–1370

    Article  Google Scholar 

  14. 14.

    Konstantinov AO, Wahab Q, Nordell N, Lindefelt U (1997) Ionization rates and critical fields in 4H silicon carbide. Appl Phys Lett 71(1):90–92

    CAS  Article  Google Scholar 

  15. 15.

    Noborio M, Suda J, Kimoto T (2009) P-channel MOSFETs on 4H-SiC 0001 and nonbasal faces fabricated by oxide deposition and N2O annealing. IEEE Trans Electron Devices 56(9):1953–1958

    CAS  Article  Google Scholar 

  16. 16.

    Kou J, Tian K, Chu C, Zhang Y, Zhou X, Feng Z, Zhang ZH (2019) Optimization strategy of 4H-SiC separated absorption charge and multiplication avalanche photodiode structure for high ultraviolet detection efficiency. Nanoscale Res Lett 14(1):396

    CAS  Article  Google Scholar 

  17. 17.

    Deng XC, Zhang B, Li ZJ, Chen ZL (2007) Simulation of surface state effects in the transient response of 4H-SiC MESFETs. In: 2007 international conference on communications, circuits and systems

  18. 18.

    Chanthaphan A, Katsu Y, Hosoi T, Shimura T, Watanabe H (2017) Structure and SURFACE morphology of thermal SiO2 grown on 4H-SiC by metal-enhanced oxidation using barium. Mater Sci Forum 897:340–343

    Article  Google Scholar 

  19. 19.

    Nakayama K, Mizushima T, Takenaka K, Koyama A, Kiuchi Y, Matsunaga S, Kimoto T (2018) 27.5 kV 4H-SiC PiN diode with space-modulated JTE and carrier injection control. In: IEEE international symposium on power semiconductor devices & ICs. IEEE

  20. 20.

    Singh R, Irvine KG, Capell DC, Richmond JT, Berning D, Hefner AR, Palmour JW (2002) Large area, ultra-high voltage 4H-SiC pin rectifiers. IEEE Trans Electron Devices 49(12):2308–2316

    Article  Google Scholar 

  21. 21.

    Sung W, Baliga BJ, Huang AQ (2016) Area-efficient bevel-edge termination techniques for SiC high-voltage devices. IEEE Trans Electron Devices 63(4):1630-1636.

    CAS  Article  Google Scholar 

  22. 22.

    Niwa H, Feng G, Suda J, Kimoto T (2012) Breakdown characteristics of 15-kV-class 4H-SiC PiN diodes with various junction termination structures. IEEE Trans Electron Devices 59(10):2748–2752

    CAS  Article  Google Scholar 

  23. 23.

    Kaji N, Niwa H, Suda J, Kimoto T (2015) Ultrahigh-voltage SiC p-i-n diodes with improved forward characteristics. IEEE Trans Electron Devices 62(2):374–381

    CAS  Article  Google Scholar 

Download references


The authors greatly acknowledge the University of Electronic Science and Technology of China and the China Academy of Engineering Physics.


This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB0905702, National Natural Science Foundation of China under Grant 61974016 and the Science Challenge Project under Grant TZ2018003.

Author information




YW, XX, MT, XL and XL contributed to the design, simulation and experiment together. JL and ZL conducted the test. YW and BZ wrote the initial drafts of the work. XD commented and revised on the manuscript. All authors read and approved the final manuscript.

Corresponding author

Correspondence to Xiao-chuan Deng.

Ethics declarations

Competing interests

The authors declare that they have no competing interests.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit

Reprints and Permissions

About this article

Verify currency and authenticity via CrossMark

Cite this article

Wen, Y., Xu, Xj., Tao, Ml. et al. Characterization and Fabrication of the CFM-JTE for 4H-SiC Power Device with High-Efficiency Protection and Increased JTE Dose Tolerance Window. Nanoscale Res Lett 15, 211 (2020).

Download citation


  • Silicon carbide
  • Ultra-high voltage
  • High efficiency