Fig. 5From: Highly Reliable Memory Operation of High-Density Three-Terminal Thyristor Random Access MemorySchematic diagram of the 3-T TRAM memory-cell-array configurationBack to article page