Fig. 8

Pie charts illustrating the distributions of major metrics. a Energy consumption, b latency, and c area occupied by various hardware elements in the chip-level PIM architecture. Except the off-chip DRAM memory domain used for the storage of intermediately generated data from the PIM chip (can be optional depending on architecture design), all the other components can be presumably implemented on chip