Figure 2From: Design and Analysis of Nanotube-Based Memory CellsPositions of the inner tube at different logic states in SRAM configurationBack to article page