- Nano Express
- Open Access
Porous anodic alumina on galvanically grown PtSi layer for application in template-assisted Si nanowire growth
© Michelakaki et al; licensee Springer. 2011
- Received: 27 January 2011
- Accepted: 8 June 2011
- Published: 8 June 2011
We report on the fabrication and morphology/structural characterization of a porous anodic alumina (PAA)/PtSi nano-template for use as matrix in template-assisted Si nanowire growth on a Si substrate. The PtSi layer was formed by electroless deposition from an aqueous solution containing the metal salt and HF, while the PAA membrane by anodizing an Al film deposited on the PtSi layer. The morphology and structure of the PtSi layer and of the alumina membrane on top were studied by Scanning and High Resolution Transmission Electron Microscopies (SEM, HRTEM). Cross sectional HRTEM images combined with electron diffraction (ED) were used to characterize the different interfaces between Si, PtSi and porous anodic alumina.
- Porous Anodic Alumina
- Anodization Curve
- Pore Bottom
- Porous Anodic Alumina Template
- Longe Immersion Time
Semiconductor nanowires (NWs) constitute a fundamental building block for the development of nanoscale devices such as nanowire field effect transistors (FETs), energy harvesting devices, third generation solar cells, sensors and photonic devices. Among them, Si NWs are particularly investigated and a lot of interesting devices based on them have been already demonstrated [1–8]. Compound semiconductor NWs are also intensively investigated for their applications in light emitting devices and lasers [9–11].
One of the most commonly used NW synthesis techniques for both Si and compound semiconductor nanowires is chemical vapor deposition (CVD) using a noble metal as catalyst. The growth follows in general the vapor-liquid-solid (VLS) process. Au is typically used as catalyst, however it is well known that this material, when incorporated into the Si lattice, can introduce deep-level traps in the Si bandgap that are detrimental to any electronic device. As an alternative to Au, Pt is less poisonous to Si electronics and both Pt and PtSi are used as contact metals for Si devices. The growth of crystalline Si nanowires using PtSi as a microelectronics-friendly solid phase catalyst has been demonstrated by Baron et al . In their work, PtSi was formed by physical vapor deposition of Pt followed by thermal annealing at high temperature. The overall objective of the present work is to use low cost fabrication processing to fabricate a nano-template of PAA/PtSi for the growth of ordered nanowires on Si catalysed by the PtSi at the pore bottom of the PAA film. Ordering and controlled positioning of NWs on Si is particularly challenging towards the fabrication of NW-based nanoscale devices. Self-assembled PAA films directly grown on Si by electrochemical oxidation of an Al film [13–18] have received significant attention as a low-cost large-area, controllable pore size and reliable fabrication template for the synthesis of NWs on the Si substrate. PAA pore diameters range from nanometers to sub-micrometers depending on the electrochemical solution and anodization voltage used for their fabrication. Moreover, pore density is much higher compared to other nano-template materials such as polysterene membranes used in nanosphere lithography. PAA pore density can exceed 1011 pores/cm2.
In the following we will report on the galvanic growth of thin PtSi layers on (100) Si at a temperature of 8°C and the subsequent growth of a porous anodic alumina (PAA) membrane on top, that constitutes an excellent low cost reliable fabrication nano-template stack for application in directed Si NW synthesis within the pores. The fabrication processing will be described. Characterization results of the morphology and structure of the PtSi layers with the PAA membrane on top, as well as the different interfaces involved using field emission SEM (FE-SEM), HRTEM and electron diffraction will be presented.
The substrates used were p-type (100) Si wafers with resistivity 1-2 Ωcm. Prior to Pt deposition, the wafers were chemically cleaned using piranha cleaning followed by an HF dip, rinsing in aceton, isopropanol and deionized water and drying in nitrogen gas flow. When removed from the solution, the samples were again rinsed in deionized water and dried in nitrogen gas flow.
We first investigated the conditions of formation of a PtSi film on Si through galvanic deposition and we then studied the formation of a porous anodic alumina thin film on top of the thin PtSi layer.
A) Galvanic deposition of PtSi on Si
In order to get soluble silicon hexafluorite in the solution the molar ratio of HF:Pt ions has to exceed 6:2 . In this work we report on results obtained by using the above Pt salt solution in HF with a concentration ratio [HF]/[Pt] equal to 60 and a solution temperature of 8°. We show that thin layers of PtSi are formed on Si for small immersion times, while for longer immersion times Pt starts to be deposited, forming clusters on the PtSi film. We investigated in detail the structure and morphology of the obtained films using different immersion times, ranging from 5 minutes to 50 minutes. The corresponding samples are denoted in the following by S-5 min, S-15 min, S-30 min and S-50 min.
The S-5 min film was amorphous and homogeneous in morphology with a limited surface roughness. The corresponding diffraction pattern showed diffuse rings corresponding to PtSi. These results are illustrated in Figure 2(a, b). In (a) a bright field image is shown, while in (b) the corresponding electron diffraction pattern is depicted. The rings in the diffraction pattern correspond to Si and PtSi, while no Pt nanocrystals were detected.
The S-15 min sample surface was covered by a small number of nanocrystals of sizes ranging from 10 to 100 nm and lying on an amorphous layer. The nanocrystals were identified as PtSi nanocrystals, as shown in the corresponding diffraction pattern and dark field TEM images of Figure 3. Figure 3a shows a plane view bright field image, Figure 3b a dark field image and Figure 3c the corresponding electron diffraction pattern. Rings from Si (substrate) and PtSi structures are revealed in the diffraction pattern. The spherical nanoparticles on the surface (images (a) and (b)) are relatively small and well separated between them.
The S-30 min sample showed a large number of holes on an amorhous PtSi film (see bright field TEM image (Figure 4a) and the corresponding diffraction pattern (Figure 4)). The holes are probably the footprint of nanocrystals and clusters of nanocrystals, as those identified in the corresponding SEM images, that were removed during TEM sample preparation. Their diameter was larger than the nanoparticles of sample S-15 min.
From the above results it is clear that a PtSi film is formed on the Si surface during the first minutes of immersion of the sample into the Pt salt used (with an [HF]/[Pt] ratio of 60). As the immersion time is increased, PtSi nanocrystals start to form, which merge progressively into clusters of nanocrystals. The deposition of Pt on top of the PtSi layer was observed at longer immersion times.
Porous anodic alumina template on the galvanically deposited PtSi layer
Cross sectional TEM images were obtained from two different samples to illustrate the above results. In the first case the sample used was PAA/S-15 min and the process was stopped before the final current increase in the anodization curve. In the second case the sample PAA/S-30 min was used and the process continued for some time after the current increase initiation. The corresponding cross sectional TEM image and electron diffraction pattern showed the following behavior:
Sample PAA/S-15 min, end of process before the final abrupt increase in the anodization current
Sample PAA/S-30 min, end of the process after the final abrupt increase in the anodization current
The formation of a PAA/PtSi nano-template on Si by galvanic deposition of Pt, physical vapor deposition of Al and anodic oxidation of the Al film was investigated in detail. Depending on the immersion time of the samples into the Pt salt solution, a thin PtSi layer on Si can be obtained, on top of which a homogeneous PAA template can be formed. This nano-template is very appropriate for the growth of ordered Si nanowires within the pores using the VLS technique catalyzed by the PtSi nanofilm at the bottom of each pore.
- Najmzadeh M, De Michelis L, Bouvet D, Dobrosz P, Olsen S, Ionescu AM: "Silicon nanowires with lateral uniaxial tensile stress profiles for high electron mobility gate-all-around MOSFETs". Microel Engin 2009, 87(5–8):1561.View ArticleGoogle Scholar
- Poli S, Pala MG, Poiroux T: "Full Quantum Treatment of Remote Coulomb Scattering on Remote Silicon Nanowire FETs". IEEE Trans Electron Devices 2009, 56(6):1191.View ArticleGoogle Scholar
- Coligne J-P, Lee Chi-Woo, Afzalian A, Akhavan ND, Yan R, Ferain I, Razavi P, O'Neill B, Blake A, White M, Kelleher A-M, Mc Carthy B, Murphy R: "Nanowire transistors without junctions". Nature Nanotechnology 2010, 5(3):225–229. 10.1038/nnano.2010.15View ArticleGoogle Scholar
- Feste SF, Kcoch J, Habicht S, Buca D, Zhao Q-T, Mantl S: "Silicon nanowire FETs with uniaxial tensile strain". Solid St Electronics 2009, 53: 1257. 10.1016/j.sse.2009.10.013View ArticleGoogle Scholar
- Boukai AI, Bunimouich Y, Tahir-Kheli J, Yu J-K, Gooldard WA, Health JR: "Silicon Nanowires as efficient thermoelectric materials". Nature Lett 2008, 451: 168. 10.1038/nature06458View ArticleGoogle Scholar
- Fang C, Agarwal A, Widjaja E, Garland MV, Wong SM, Linn L, Khalid NM, Salim SM, Balasubramanian N: "Metallization of Silicon Nanowires and SERS Response from a single metallized Nanowire". Chem Mater 2009, 21: 3542. 10.1021/cm900132jView ArticleGoogle Scholar
- Zianni X, Nassiopoulou AG: "Calculated PL lifetimes of Si nanowires: the effect of a dispersion in the crystallographic orientations". Mater Sci Eng B 2003, 101: 242. 10.1016/S0921-5107(02)00671-2View ArticleGoogle Scholar
- Elfstrom N, Karlstrom AE, Linnros J: "Silicon Nanoribbons for Electrical Detection of Biomolecules". Nano Lett 2008, 8: 945. 10.1021/nl080094rView ArticleGoogle Scholar
- Zervos M, Othonos A: "Synthesis of Tin Nitride Sn x N y Nanowires by Chemical Vapour Deposition". Nanoscale Res Lett 2009, 4: 1103. 10.1007/s11671-009-9364-0View ArticleGoogle Scholar
- Seo S, Zhao GY, Pavlidis D: "Power characteristics of AlN/GaN MISFETs on sapphire substrate". Electron Lett 2008, 44: 244. 10.1049/el:20083261View ArticleGoogle Scholar
- Zervos M, Papageorgiou P, Othonos A: "High yield-low temperature growth of indium sulphide nanowires via chemical vapor deposition". Jour Cryst Growth 2010, 312: 656. 10.1016/j.jcrysgro.2009.12.023View ArticleGoogle Scholar
- Baron T, Gordon M, Dhalluin F, Terwon C, Feret P, Gentile P: "Si nanowire growth and characterization using a microelectronics-compatible catalyst: PtSi". Appl Phys Lett 2006, 89: 233111. 10.1063/1.2402118View ArticleGoogle Scholar
- Kokonou M, Nassiopoulou AG, Giannakopoulos KP: "Ultra-thin porous anodic alumina films with self-ordered cylindrical vertical pores on a p-type silicon substrate". Nanotechnology 2005, 16: 103. 10.1088/0957-4484/16/1/021View ArticleGoogle Scholar
- Oide A, Asoh H, Ono S: "Natural Lithography of Si Surfaces Using Localized Anodization and Subsequent Chemical Etching". Electroch Solid State Lett 2005, 8(7):G172. 10.1149/1.1923428View ArticleGoogle Scholar
- Aso H, Sasaki K, Ono S: "Electrochemical etching of silicon through anodic porous alumina". Electroch Commun 2005, 7: 953. 10.1016/j.elecom.2005.06.014View ArticleGoogle Scholar
- Zacharatos F, Gianneta V, Nassiopoulou AG: "Highly ordered hexagonally arranged nanostructures on silicon through a self-assembled silicon-integrated porous anodic alumina masking layer". Nanotechnology 2008, 19: 495306. 10.1088/0957-4484/19/49/495306View ArticleGoogle Scholar
- Zacharatos F, Gianneta V, Nassiopoulou AG: "Highly ordered hexagonally arranged sub-200 nm diameter vertical cylindrical pores on p-type Si using non-lithographic pre-patterning of the Si substrate". Phys Stat Sol 2009, A206(6):1286.View ArticleGoogle Scholar
- Dayen J-F, Rumyantseva A, Ciornei C, Wade TL, Wegrowe J-E: "Electronic transport of silicon nanowires grown in porous Al 2 O 3 membrane". Appl Phys Lett 2007, 90: 173110. 10.1063/1.2731681View ArticleGoogle Scholar
- Gianneta V, Huffman M, Nassiopoulou AG: "Formation of porous anodic alumina templates in selected micrometer-sized areas on a Si substrate. Application for growing ordered Ti nanopillars". Phys Status Solidi 2009, A 206(6):1309–1312.View ArticleGoogle Scholar
- Cerruti M, Doerk G, Hernandez G, Carraro C, Maboudian R: "Galvanic Deposition of Pt Clusters on Si: Effect of HF Concentration and Application as Catalyst for Silicon Nanowire Growth". Langmuir 2010, 26(10):432.View ArticleGoogle Scholar
- Kokonou M, Nassiopoulou AG, Gainnakopoulos KP, Travlos A, Stoica T, Kennou S: "Growth and characterization of high density stoichiometric SiO 2 dot arrays on Si through an anodic porous alumina template". Nanotechnology 2006, 17: 2146. 10.1088/0957-4484/17/9/011View ArticleGoogle Scholar
This article is published under license to BioMed Central Ltd. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.