Figure 19From: Ferroelectric memory based on nanostructures SEM image of vertically aligned CNTs (a) and suggested device architecture of surround-gated vertical CNT-based FeFET (b). Back to article page