Figure 2From: Low-temperature poly-Si nanowire junctionless devices with gate-all-around TiN/Al2O3 stack structure using an implant-free techniqueTilted SEM images of the dielectric stack. (a) Before lateral etching and (b) after lateral etching of 60 s with diluted HF solution showing the formation of nano-cavity.Back to article page