# Analytical modeling of trilayer graphene nanoribbon Schottky-barrier FET for high-speed switching applications

- Meisam Rahmani
^{1}, - Mohammad Taghi Ahmadi
^{1, 2}, - Hediyeh Karimi Feiz Abadi
^{3, 4}, - Mehdi Saeidmanesh
^{1}, - Elnaz Akbari
^{4}and - Razali Ismail
^{1}Email author

**8**:55

https://doi.org/10.1186/1556-276X-8-55

© Rahmani et al.; licensee Springer. 2013

**Received: **31 October 2012

**Accepted: **8 January 2013

**Published: **30 January 2013

## Abstract

Recent development of trilayer graphene nanoribbon Schottky-barrier field-effect transistors (FETs) will be governed by transistor electrostatics and quantum effects that impose scaling limits like those of Si *metal-oxide-semiconductor field-effect transistor* s. The current–voltage characteristic of a Schottky-barrier FET has been studied as a function of physical parameters such as effective mass, graphene nanoribbon length, gate insulator thickness, and electrical parameters such as Schottky barrier height and applied bias voltage. In this paper, the scaling behaviors of a Schottky-barrier FET using trilayer graphene nanoribbon are studied and analytically modeled. A novel analytical method is also presented for describing a switch in a Schottky-contact double-gate trilayer graphene nanoribbon FET. In the proposed model, different stacking arrangements of trilayer graphene nanoribbon are assumed as metal and semiconductor contacts to form a Schottky transistor. Based on this assumption, an analytical model and numerical solution of the junction current–voltage are presented in which the applied bias voltage and channel length dependence characteristics are highlighted. The model is then compared with other types of transistors. The developed model can assist in comprehending experiments involving graphene nanoribbon Schottky-barrier FETs. It is demonstrated that the proposed structure exhibits negligible short-channel effects, an improved on-current, realistic threshold voltage, and opposite subthreshold slope and meets the International Technology Roadmap for Semiconductors near-term guidelines. Finally, the results showed that there is a fast transient between on-off states. In other words, the suggested model can be used as a high-speed switch where the value of subthreshold slope is small and thus leads to less power consumption.

## Keywords

## Background

Graphene, as a single layer of carbon atoms with hexagonal symmetry and different types such as monolayer, bilayer, trilayer, and multilayers, has attracted new research attention. Very high carrier mobility can be achieved from graphene-based materials which makes them a promising candidate for nanoelectronic devices [1, 2]. Recently, electron and hole mobilities of a suspended graphene have reached as high as 2 × 10^{5} cm^{2}/V·s [3]. Also, ballistic transport has been observed at room temperature in these materials [3]. Layers of graphene can be stacked differently depending on the horizontal shift of graphene planes [4, 5]. Every individual multilayer graphene sequence behaves like a new material, and different stacking of graphene sheet lead to different electronic properties [3, 6, 7]. In addition, the configuration of graphene layers plays a significant role to realize either metallic or semiconducting electronic behavior [4, 8, 9].

*y*and

*z*directions, while an analog type in the

*x*direction. It is also remarkable that the electrical property of TGN is a strong function of interlayer stacking sequences [10]. Two well-known forms of TGN with different stacking manners are understood as ABA (Bernal) and ABC (rhombohedral) [11]. The simplest crystallographic structure is hexagonal or AA stacking, where each layer is placed directly on top of another; however, it is unstable. AB (Bernal) stacking is the distinct stacking structure for bilayers. For trilayers, it can be formed as either ABA, as shown in Figure 1, or ABC (rhombohedral) stacking [1, 12]. Bernal stacking (ABA) is a common hexagonal structure which has been found in graphite. However, some parts of graphite can also have a rhombohedral structure (the ABC stacking) [6, 13]. The band structure of ABA-stacked TGNs can be assumed as a hybrid of monolayer and bilayer graphene band structures. The perpendicular external applied electric or magnetic fields are expected to induce band crossing variation in Bernal-stacked TGNs [14–16]. Figure 1 indicates that the graphene plane being a two-dimensional (2D) honeycomb lattice is the origin of the stacking order in multilayer graphene with A and B and two non-equivalent sublattices.

As shown in Figure 1, a TGN with ABA stacking has been modeled in the form of three honeycomb lattices with pairs of equivalent sites as {A_{1},B_{1}}, {A_{2},B_{2}}, and {A_{3},B_{3}} which are located in the top, center, and bottom layers, respectively [11]. An effective-mass model utilizing the Slonczewski-Weiss-McClure parameterization [17] has been adopted, where every parameter can be compared with a relevant parameter in the tight-binding model. The stacking order is related to the electronic low-energy structure of 3D graphite-based materials [18, 19]. Interlayer coupling has been found to also affect the device performance, which can be decreased as a result of mismatching the A-B stacking of the graphene layers or rising the interlayer distance. A weaker interlayer coupling may lead to reduced energy spacing between the subbands and increased availability of more subbands for transfer in the low-energy array. Graphene nanoribbon (GNR) has been incorporated in different nanoscale devices such as interconnects, electromechanical switches, Schottky diodes, tunnel transistors, and field-effect transistors (FETs) [20–24]. The characteristics of the electron and hole energy spectra in graphene create unique features of graphene-based Schottky transistors. Recently, the fabrication and experimental studies as well as a hypothetical model of G-Schottky transistors have been presented [25]. The studies have focused towards the properties of TGN, and a tunable three-layer graphene single-electron transistor was experimentally realized [6, 26].

Due to the fact that the GNR channel is sandwiched or wrapped through by the gate, the field lines from the source and drain contacts were seen to be properly screened by the gate electrodes, and therefore, the source and drain contact geometry has a lower impact. The operation of TGN SB FET is followed by the creation of the lateral semimetal-semiconductor-semimetal junction under the controlling top gate and relevant energy barrier.

## Methods

### TGN SB FET model

*υ*

_{ F }|

*k*| «

*V*«

*t*

_{⊥}gives the electronic band structure of TGN as [35, 39]

*k*is the wave vector in the

*x*direction, $\alpha =\frac{{v}_{\mathrm{f}}.V}{{t}_{\perp}\sqrt{2}},\beta =\frac{{v}_{\mathrm{f}}3}{{t}_{\perp}\sqrt{2}V}$,

*t*

_{⊥}is the hopping energy,

*ν*

_{f}is the Fermi velocity, and

*V*is the applied voltage. The response of ABA-stacked TGN to an external electric field is different from that of mono- or bilayer graphene. Rather than opening a gap in bilayer graphene, this tuned the magnitude of overlap in TGN. Based on the energy dispersion of biased TGN, wave vector relation with the energy (

*E*-

*k*relation) shows overlap between the conduction and valence band structures, which can be controlled by a perpendicular external electric field [6, 39]. The band overlap increases with increasing external electric field which is independent of the electric field polarity. Moreover, it is shown that the effective mass remains constant when the external electric field is increased [3, 33]. As an essential parameter of TGNs, density of states (DOS) reveals the availability of energy states, which is defined as in [40, 41]. To obtain this amount, derivation of energy over the wave vector is required. Since DOS shows the number of available states at each energy level which can be occupied, therefore, DOS, as a function of wave vector, can be modeled as [39]

*E*is the energy band structure and

*A*,

*B*,

*C*,

*D*, and

*F*are defined as

*A*= −6.2832

*α*,

*B*= 14.3849

*α*

^{2}

*β*, $C=\frac{2.7444}{\beta}$,

*D*= −9

*β*

^{2}, and $\phantom{\rule{0.25em}{0ex}}F=\frac{-0.1690{\alpha}^{3}}{\beta}$. As shown in Figure 4, the DOS for ABA-stacked TGN at room temperature is plotted. As illustrated, the low-DOS spectrum exposes two prominent peaks around the Fermi energy [39].

*M*and

*N*are defined as $M=\frac{{E}_{\mathrm{c}}}{{k}_{\mathrm{B}}T}$ and $\phantom{\rule{0.25em}{0ex}}N=\frac{F}{{\left({k}_{\mathrm{B}}T\right)}^{2}}$. Based on this model, ABA-stacked TGN carrier concentration is a function of normalized Fermi energy (

*η*). The conductance of graphene at the Dirac point indicates minimum conductance at a charge neutrality point which depends on temperature. For a 1D TGN FET, the GNR channel is assumed to be ballistic. The current from source to drain can be given by the Boltzmann transport equation in which the Landauer formula has been adopted [44, 45]. The number of modes in corporation with the Landauer formula indicates conductance of TGN that can be written as [32]

*k*) can be derived by using Cardano's solution for cubic equations [46]. Equation 4 can be assumed in the form

*G = N*

_{1}

*G*

_{1}

*+ N*

_{2}

*G*

_{2}, where

*N*

_{1}= 2

*αq*

^{2}/

*lh*and

*N*

_{2}= −6

*βq*

^{2}/

*lh*. Since

*G*

_{1}is an odd function, its value is equivalent to zero. Therefore,

*G*=

*N*

_{2}

*G*

_{2}[32], where

*x*= (

*E*− Δ)/

*k*

_{B}

*T*and

*η*= (

*E*

_{F}− Δ)/

*k*

_{B}

*T*. Thus, the general conductance model of TGN will be obtained [32] as

It can be seen that the conductivity of TGN increases by raising the magnitude of gate voltage. In the Schottky contact, electrons can be injected directly from the metal into the empty space in the semiconductor. When electrons flow from the valence band of the semiconductor into the metal, there would be a result similar to that for holes injected into the semiconductor. So, the establishment of an excess minority carrier hole in the vicinity is observed [28]. The current moves mainly from the drain to the source which consists of both drift and diffusion currents. The created 2D anticipated framework is expected to cause an explicit analytical current equation in the subthreshold system. Considering the weak inversion region, the diffusion current is mainly dominated and relative to the electron absorption at the virtual cathode [47]. A GNR FET is a voltage-controlled tunnel barrier device for both the Schottky and doped contacts.

The drain current through the barrier consists of thermal and tunneling components [48]. The effect of quantum tunneling and electrostatic short channel is not treated, which makes it difficult to study scaling behaviors and ultimate scaling limits of GNR SB FET where the tunneling effect cannot be ignored [20]. The tunneling current is the main component of the whole current which requires the use of the quantum transport. Close to the source within the band gap, carriers are injected into the channel from the source [49]. In fact, the tunneling current plays a very important role in a Schottky contact device.

The proposed model includes tunneling current through the SB at the contact interfaces, appropriately capturing the impact of arbitrary electrical and physical factors. The behavior of the proposed transistor over the threshold region is obtained by modulating the tunneling current through the SBs at the two ends of the channel [20]. The effect of charges close to the source for a SB FET is more severe because they have a significant effect on the SB and the tunneling possibility. When the charge impurity is situated at the center of the channel of a SB FET, the electrons are trapped by the positive charge and the source-drain current is decreased. If the charges are situated close to the drain, the electrons will collect near the drain. In this situation, low charge density near the source decreases the potential barrier at the beginning of the channel, which opens up the energy gap more for the flow of electrons from the source to the channel [50].

*J*

_{m→s}, whereas the electron current density

*J*

_{s→m}refers to the movement of electrons from the semiconductor into the metal. What determines the direction of electron flow depends on the subscripts of the current. In other words, the conventional current direction is opposite to the electron flow.

*J*

_{s→m}is related to the concentration of electrons with velocity in the x direction to subdue the barrier [28]:

*e*is the magnitude of the electronic charge and

*ν*

_{x}is the carrier velocity in the direction of transport:

*V*

_{A}is the applied bias voltage and

*V*

_{T}is the thermal voltage) [51]. The dependence of the drain current on the drain-source voltage is associated with the dependence of

*η*on this voltage given by

*V*

_{GT}=

*V*

_{GS}−

*V*

_{T}and

*V*(y) is the voltage of channel in the

*y*direction. By solving Equation 11, the normalized Fermi energy can be defined as

where *l* is the length of the channel.

## Results and discussion

*I*-

*V*) characteristic cannot be concealed by engineering the SB height when the gate insulator is thin. Lowering the gate insulator thickness and the contact size leads to thinner SBs and also greater on-current. Since the SB height is half of the band gap, the minimum currents exist at the gate voltage of

*V*

_{G,min}= 1/2

*V*

_{D}, at which the conduction band that bends at the source extreme of the channel is symmetric to the valence band and also bends at the drain end of the channel, while the electron current is the same as the hole current. The consequence of attaining the least leakage current is the same as TGN SB FET with middle-gap SBs [23]. Raising the drain voltage leads to an exponential increase of the minimal leakage current which shows the importance of proper designing of the power supply voltage to ensure small leakage current. As depicted in Figure 6, the proposed model points out strong gate-source voltage dependence of the current–voltage characteristic showing that the

*V*

_{GS}increment effect will influence the drain current. In other words, as

*V*

_{GS}increases, a greater value of

*I*

_{D}results. As the drain voltage rises, the voltage drop through the oxide close to the drain terminal reduces, and this shows that the induced inversion charge density close to the drain also decreases [28]. The slope of the

*I*

_{D}versus

*V*

_{DS}curve will reduce as a result of the decrease in the incremental conductance of the channel at the drain. This impact is indicated in the

*I*

_{D}-

*V*

_{DS}curve in Figure 6. If

*V*

_{DS}increases to the point that the potential drop across the oxide at the drain terminal is equal to

*V*

_{T}, the induced inversion charge density is zero at the drain terminal. At that point, the incremental conductance at the drain is

*nil*, meaning that the slope of the

*I*

_{D}-

*V*

_{DS}curve is zero. We can write

*V*

_{DS}(sat) is the drain-to-source voltage which is creating zero inversion charge density at the drain terminal. When

*V*

_{DS}is more than the

*V*

_{DS}(sat) value, the point in the channel where the inversion charge is zero moves closer to the source terminal [28]. In this case, electrons move into the channel at the source and pass through the channel towards the drain, and then at that point when the charge goes to zero, the electrons are infused into the space charge region where they are swept by the E-field to the drain contact. Compared to the original length

*L*, the change in channel length Δ

*L*is small, then the drain current will be regular for

*V*

_{DS}>

*V*

_{DS}(sat). The region of the

*I*

_{D}-

*V*

_{DS}characteristic is referred to as the saturation region. When

*V*

_{GS}is changed, the

*I*

_{D}-

*V*

_{DS}curve will also be changed. It was found that if

*V*

_{GS}increases, the initial slope of

*I*

_{D}-

*V*

_{DS}will be raised. We can also infer from Equation 14 that the value of

*V*

_{DS}(sat) is a function of

*V*

_{GS}. A family of curves is created for this n-channel enhancement-mode TGN SB FET, as shown in Figure 6.

*V*

_{GS}, the saturation current increases, showing the fact that a larger voltage drop occurs between the gate and the source contact. Also, there is a bigger energy value for carrier injection from the source contact channel [20]. The impact of power supply up-scaling decreases the SB length at the drain side, allowing it to be more transparent and resulting in more turn-on current to flow. Therefore, an acceptable performance comparable to the conventional behavior of a Schottky transistor is obtained. The scaling of the channel length improves gate electrostatic control, creating larger transconductance and smaller subthreshold swings. The effect of the channel length scaling on the

*I*-

*V*characteristic of TGN SB FET is investigated in Figure 7. It shows a similar trend when the gate-source voltage is changed. It can be seen that the drain current rises substantially as the length of the channel is increased from 5 to 50 nm.

To get a greater insight into the effect of increasing channel length on the increment of the drain current, two important factors, which are the transparency of SB and the extension of the energy window for carrier concentration, play a significant role [49, 50]. For the first parameter, as the SB height and tunneling current are affected significantly by the charges close to the source of SB FET, the channel length effect on the drain current through the SB contact is taken into account in our proposed model. Moreover, when the center of the channel of the SB FET is unoccupied with the charge impurities, the drain-source current increases because of the fact that free electrons are not affected by positive charges [49]. The effect of the latter parameter appears at the beginning of the channel where the barrier potential decreases as a result of low charge density near the source. This phenomenon leads to widening the energy window and ease of electron flow from the source to the channel [50]. Furthermore, due to the long mean free path of GNR [52–55], the scattering effect is not dominant; therefore, increasing the channel length will result in a larger drain current.

For a channel length of 5 nm, direct tunneling from the source to drain results in a larger leakage current, and the gate voltage may rarely adjust the current. The transistor is too permeable to have a considerable disparity among on-off states. For a channel length of 10 nm, the drain current has improved to about 1.3 mA. The rise in the drain current is found to be more significant for channel lengths higher than 20 nm. That is, by increasing the channel length, there is a dramatic rise in the initial slope of *I*_{D} versus *V*_{DS}. Also, based on the subthreshold slope model and the following simulated results, a faster device with opposite subthreshold slope or high on/off current ratio is expected. In other words, it can be concluded that there is a fast transient between on-off states. Increasing the channel length to 50 nm resulted in the drain current to increase by about 6.6 mA. The operation of the state-of-the-art short-channel TGN SB FET is found to be near the ballistic limit. Increasing further the channel length hardly changes neither the on-current or off-current nor the on/off current ratio. However, for a conventional *metal-oxide-semiconductor field-effect transistor (* MOSFET), raising the channel length may result in the channel resistance to proportionally increase. Therefore, in this case, down-scaling the channel length will result in significant loss of the on/off current ratio as compared to the SG device.

*I*-

*V*characteristics of other types of transistors [49, 50]. As depicted in Figure 8, the proposed model has a larger drain current than those transistors for some value of the drain-source voltages. The resultant characteristics of the presented model shown in Figure 8 are in close agreement with published results [49, 50]. In Figure 8, DG geometry is assumed for the simulations instead of the SG geometry type.

In order to have a deep quantitative understanding of experiments involving GNR FETs, the proposed model is intended to aid in the design of such devices. The SiO_{2} gate insulator is 1.5 nm thick with a relative dielectric constant *K* = 3.9 [50] (Figure 8a). Furthermore, the gate-to-channel capacitance *C*_{g} is a serial arrangement of insulator capacitance *C*_{ins} and quantum capacitance *C*_{q} (equivalent to the semiconductor capacitance in conventional MOSFETs). Figure 8b shows a comparative study of the presented model and the typical *I*-*V* characteristic of a TGN MOSFET with an ionic liquid gate. The availability of the ionic liquid gating [49] that can be modeled as a wrap-around gate of a corresponding oxide thickness of 1 nm and a dielectric constant *ε*_{r} = 80 results in *C*_{ins} >> *C*_{q}, and MOSFETs function close to the quantum capacitance limit, i.e., *C*_{g} ≈ *C*_{q}[49]. As depicted in Figure 8c,d, the comparison study of the proposed model with a TGN MOSFET with a 3-nm ZrO_{2} wrap-around gate for two different values of *V*_{GS} is notable. A 3-nm ZrO_{2} (*ε*_{r} = 25) wrap-around gate has *C*_{ins} comparable to *C*_{q} for solid-state high-*κ* gating, and this is an intermediate regime among the MOSFET limit and *C*_{q} limit.

Recently, a performance comparison between the GNR SB FETs and the MOSFET-like-doped source-drain contacts has been carried out using self-consistent atomistic simulations [20, 21, 48–50, 56, 57]. The MOSFET demonstrates improved performance in terms of bigger on-current, larger on/off current ratio, larger cutoff frequency, smaller intrinsic delay, and better saturation behavior [21, 50]. Disorders such as edge roughness, lattice vacancies, and ionized impurities have an important effect on device performance and unpredictability. This is because the sensitivity to channel atomistic structure and electrostatic environment is strong [50]. However, the intrinsic switching speed of the GNR SB FET is several times faster than that of the Si MOSFETs. This could lead to promising high-speed electronics applications, where the large leakage of the GNR SB FET is of fewer concerns [20]. An efficient functionality of the transistor with a doped nanoribbon has been noticed in terms of on/off current ratio, intrinsic switching delay, and intrinsic cutoff frequency [48].

Based on the presented model, comparable with the other experimental and analytical models, the on-state current of the MOSFET-like GNR FET is 1 order of magnitude higher than that of the TGN SB FET. This is because the gate voltage ahead of the source-channel flat band condition modulates both the thermal and tunnel components in the on-state of MOSFET-like GNR FET, while it modulates the tunnel barrier only of the metal Schottky-contact TGN FET that limits the on-state current. Furthermore, TGN SB FET device performance can be affected by interlayer coupling, which can be decreased by raising the interlayer distance or mismatching the A-B stacking of the graphene layers.

It is also noteworthy that MOSFETs operate in the region of subthreshold (weak inversion) as the magnitude of *V*_{GS} is smaller than that of the threshold voltage. In the weak inversion mode, the subthreshold leakage current is principally as a result of carriers' diffusion [58, 59]. The off-state current of the transistor (*I*_{OFF}) is the drain current when *V*_{GS} = 0. The off-state current is affected by some parameters such as channel length, channel width, depletion width of the channel, gate oxide thickness, threshold voltage, channel-source doping profiles, drain-source junction depths, supply voltage, and junction temperature [59].

*S*(mV/decade), is evaluated by selecting two points in the subthreshold region of an

*I*

_{D}-

*V*

_{GS}graph as the subthreshold leakage current is adjusted by a factor of 10. It has been noted that self-consistent electrostatics and the gate bias-dependent electronic structure have an essential role in determining the intrinsic limits of the subthreshold slope in a TGN SB FET, which stays well over the Boltzmann limit of the ideal value of 60 mV/decade or less than 85mV/decade [58, 63].The subthreshold slope, as one of the key issues of deep-submicrometer devices, is defined as [59]

*V*

_{t}is the threshold voltage,

*V*

_{off}is the off voltage of the device,

*I*

_{vt}is the drain current at threshold, and

*I*

_{off}is the current at which the device is off. In other words, the subthreshold slope delineates the inverse slope of the log (

*I*

_{D}) versus

*V*

_{GS}plotted graph as illustrated in Figure 10.

*l*= 100 nm) is obtained as shown in Table 1.

**Subthreshold slope of TGN SB FET at different values of**
V
_{
DS
}

V | 1 | 1.1 | 1.2 | 1.3 | 1.4 | 1.5 |
---|---|---|---|---|---|---|

Subthreshold slope (mV/decade) | 59.5238 | 54.1419 | 49.6032 | 45.8085 | 42.5134 | 39.2542 |

Based on data from [64], for the effective channel lengths down to 100 nm, the calculated and simulated subthreshold slope values are near to the classical value of approximately 60 mV/decade. The subthreshold slope can be enhanced by decreasing the value of the buried oxide capacitance *C*_{BOX} or by increasing the value of the gate oxide capacitance *C*_{GOX}[64]. Based on the simulated results, it can be concluded that when the channel material is replaced by TGN, the subthreshold swing improves further.

The comparison study between the presented model with data from [62, 64] showed that due to the quantum confinement effect [39, 43], the value of the subthreshold slope in the case of TGN SB FET is less than those of DG metal oxide semiconductor and vertical silicon-on-nothing FETs [62, 64] for some values of drain-source voltage. A nanoelectronic device characterized by a steep subthreshold slope displays a faster transient between on-off states. A small value of *S* denotes a small change in the input bias which can modulate the output current and thus leads to less power consumption. In other words, a transistor can be used as a high-speed switch when the value of *S* is small. As a result, the proposed model can be applied as a useful tool to optimize the TGN SB FET-based device performance. It showed that the shortening of the top gate may lead to a considerable modification of the TGN SB FET current–voltage properties. In fact, it also paves a path for future design of the TGN SB devices.

## Conclusions

TGN with different stacking arrangements is used as metal and semiconductor contacts in a Schottky transistor junction. The ABA-stacked TGN in the presence of an external electric field is also considered. Based on this configuration, an analytical model of junction current–voltage characteristic of TGN SB FET is presented. The dependence of the drain current versus the drain-source voltage of TGN SB FET as well as the back-gate and top-gate voltages for different values of gate-source voltage and geometric parameters such as channel length are calculated. In particular, we conclude that by increasing the applied voltage and also channel length, the drain current increases, which showed better performance in comparison with the typical behavior of other kinds of transistors. Finally, a comparative study of the presented model with MOSFET with a SiO_{2} gate insulator, a TGN MOSFET with an ionic liquid gate, and a TGN MOSFET with a ZrO_{2} wrap-around gate was presented. The proposed model is also characterized by a steep subthreshold slope, which clearly gives an illustration of the fact that the TGN SB FET shows a better performance in terms of transient between off-on states. The obtained results showed that due to the superior electrical properties of TGN such as high mobility, quantum transport, 1D behaviors, and easy fabrication, the suggested model can give better performance as a high-speed switch with a low value of subthreshold slope.

## Declarations

### Acknowledgements

The authors would like to acknowledge the financial support from a Research University grant of the Ministry of Higher Education (MOHE), Malaysia, under Projects Q.J130000.7123.02H24, PY/2012/00168, and Q.J130000.7123.02H04. Also, thanks to the Research Management Center (RMC) of Universiti Teknologi Malaysia (UTM) for providing excellent research environment in which to complete this work.

## Authors’ Affiliations

## References

- Mak KF, Shan J, Heinz TF: Electronic structure of few-layer graphene: experimental demonstration of strong dependence on stacking sequence.
*Phys Rev Lett*2010, 104: 176404.View ArticleGoogle Scholar - Rahmani M, Ahmadi MT, Kiani MJ, Ismail R: Monolayer graphene nanoribbon p-n junction.
*J Nanoeng Nanomanuf*2012, 2: 1–4.View ArticleGoogle Scholar - Craciun MF, Russo S, Yamamoto M, Oostinga JB, Morpurgo AF, Tarucha S: Trilayer graphene is a semimetal with a gate-tunable band overlap.
*Nat Nanotechnol*2009, 4: 383–388. 10.1038/nnano.2009.89View ArticleGoogle Scholar - Berger C, Song Z, Li T, Li X, Ogbazghi AY, Feng R, Dai Z, Marchenkov AN, Conrad EH, First PN, de Heer WA: Ultrathin epitaxial graphite: 2D electron gas properties and a route toward graphene-based nanoelectronics.
*J Phys Chem B*2004, 108: 19912–19916. 10.1021/jp040650fView ArticleGoogle Scholar - Nirmalraj PN, Lutz T, Kumar S, Duesberg GS, Boland JJ: Nanoscale mapping of electrical resistivity and connectivity in graphene strips and networks.
*Nano Letters*2011, 11: 16–22. 10.1021/nl101469dView ArticleGoogle Scholar - Avetisyan AA, Partoens B, Peeters FM: Stacking order dependent electric field tuning of the band gap in graphene multilayers.
*Phys Rev B*2010, 81: 115432.View ArticleGoogle Scholar - Warner JH: The influence of the number of graphene layers on the atomic resolution images obtained from aberration-corrected high resolution transmission electron microscopy.
*Nanotechnology*2010, 21: 255707. 10.1088/0957-4484/21/25/255707View ArticleGoogle Scholar - Zhu W, Perebeinos V, Freitag M, Avouris P: Carrier scattering, mobilities, and electrostatic potential in monolayer, bilayer, and trilayer graphene.
*Phys Rev B*2009, 80: 235402.View ArticleGoogle Scholar - Sutter P, Hybertsen MS, Sadowski JT, Sutter E: Electronic structure of few-layer epitaxial graphene on Ru(0001).
*Nano Letters*2009, 9: 2654–2660. 10.1021/nl901040vView ArticleGoogle Scholar - Shengjun Y, Raedt HD, Katsnelson MI: Electronic transport in disordered bilayer and trilayer graphene.
*Phys Rev B*2010, 82: 235409.View ArticleGoogle Scholar - Koshino M: Interlayer screening effect in graphene multilayers with ABA and ABC stacking.
*Phys Rev B*2010, 81: 125304.View ArticleGoogle Scholar - Zhang F, Sahu B, Min H, MacDonald AH: Band structure of ABC-stacked graphene trilayers.
*Phys Rev B*2010, 82: 035409.View ArticleGoogle Scholar - Lu CL, Lin HC, Hwang CC, Wang J, Lin MF, Chang CP: Absorption spectra of trilayer rhombohedral graphite.
*Appl Phys Lett*2006, 89: 221910. 10.1063/1.2396898View ArticleGoogle Scholar - Xiao YM, Xu W, Zhang YY, Peeters FM: Optoelectronic properties of ABC-stacked trilayer graphene.
*Solid State Phys*2012, 250: 86–94.View ArticleGoogle Scholar - Rutter GM, Crain J, Guisinger N, First PN, Stroscio JA: Optoelectronic properties of ABC-stacked trilayer graphene.
*J Vac Sci Technol A*2008, 26: 938–943. 10.1116/1.2944257View ArticleGoogle Scholar - Russo S, Craciun MF, Yamamoto M, Tarucha S, Morpurgo AF: Double-gated graphene-based devices.
*Mesoscale Nanoscale Phys*2009, 11: 095018.Google Scholar - Koshino M, McCann E: Gate-induced interlayer asymmetry in ABA-stacked trilayer graphene.
*Phys Rev B*2009, 79: 125443.View ArticleGoogle Scholar - Craciun MF, Russo S, Yamamoto M, Tarucha S: Tuneable electronic properties in graphene.
*NanoToday Press*2011, 6: 42–60. 10.1016/j.nantod.2010.12.001View ArticleGoogle Scholar - Appenzeller J, Sui Y, Chen Z: Graphene nanostructures for device applications. In
*Digest of Technical Papers on 2009 Symposium on VLSI Technology: June 16–18 2009; Honolulu*. Piscataway: IEEE; 2009:124–126.Google Scholar - Ouyang Y, Yoon Y, Guo J: Scaling behaviors of graphene nanoribbon FETs: a three-dimensional quantum simulation study.
*IEEE Trans Electron Devices*2007, 54: 2223–2231.View ArticleGoogle Scholar - Yoon Y, Fiori G, Hong S, Lannaccone G, Guo J: Performance comparison of graphene nanoribbon FETs with Schottky contacts and doped reservoirs.
*IEEE Trans Electron Devices*2008, 55: 2314–2323.View ArticleGoogle Scholar - Zhang Q, Fang T, Xing H, Seabaugh A, Jena D: Graphene nanoribbon tunnel transistors.
*IEEE Electron Device Lett*2008, 29: 1344–1346.View ArticleGoogle Scholar - Naeemi A, Meindl JD: Conductance modeling for graphene nanoribbon (GNR) interconnects.
*IEEE Electron Device Lett*2007, 28: 428–431.View ArticleGoogle Scholar - Liang Q, Dong J: Superconducting switch made of graphene–nanoribbon junctions.
*Nanotechnology*2008, 19: 355706. 10.1088/0957-4484/19/35/355706View ArticleGoogle Scholar - Zhu J: A novel graphene channel field effect transistor with Schottky tunneling source and drain. In
*Proceedings of the ESSDERC 2007: 37th European Solid State Device Research Conference, 2007: September 11–13 2007; Munich*. Piscataway: IEEE; 2007:243–246.Google Scholar - Guettinger J, Stampfer C, Molitor F, Graf D, Ihn T, Ensslin K: Coulomb oscillations in three-layer graphene nanostructures.
*New J Phys*2008, 10: 125029. 10.1088/1367-2630/10/12/125029View ArticleGoogle Scholar - Rahmani M, Ahmadi MT, Ismail R, Ghadiry MH: Performance of bilayer graphene nanoribbon Schottky diode in comparison with conventional diodes.
*J Comput Theor Nanosci*2013, 10: 1–5. 10.1166/jctn.2013.2649View ArticleGoogle Scholar - Neamen DA:
*Semiconductor Physics and Devices*. 3rd edition. New York: McGraw-Hill; 2003.Google Scholar - Kargar A, Lee C: Graphene nanoribbon schottky diodes using asymmetric contacts. In
*Proceedings of the IEEE-NANO2009: 9th Conference on Nanotechnology, 2009: July 26–30 2009; Genoa*. Piscataway: IEEE; 2009:243–245.Google Scholar - Jimenez D: A current–voltage model for Schottky-barrier graphene based transistors.
*Nanotechnology*2008, 19: 345204. 10.1088/0957-4484/19/34/345204View ArticleGoogle Scholar - Ahmadi MT, Rahmani M, Ghadiry MH, Ismail R: Monolayer graphene nanoribbon homojunction characteristics.
*Sci Adv Mater*2012, 4: 753–756. 10.1166/sam.2012.1367View ArticleGoogle Scholar - Sadeghi H, Ahmadi MT, Mousavi M, Ismail R: Channel conductance of ABA stacking trilayer graphene field effect transistor.
*Mod Phys Lett B*2012, 26: 1250047. 10.1142/S0217984912500479View ArticleGoogle Scholar - Avetisyan AA, Partoens B, Peeters FM: Electric-field control of the band gap and Fermi energy in graphene multilayers by top and back gates.
*Phys Rev B*2009, 80: 195401.View ArticleGoogle Scholar - McCann E, Koshino M: Spin-orbit coupling and broken spin degeneracy in multilayer graphene.
*Phys Rev B*2010, 81: 241409.View ArticleGoogle Scholar - Guinea F, Castro Neto AH, Peres NMR: Electronic states and Landau levels in graphene stacks.
*Phys Rev B*2006, 73: 245426.View ArticleGoogle Scholar - Latil S, Meunier V, Henrard L: Massless fermions in multilayer graphitic systems with misoriented layers: ab initio calculations and experimental fingerprints.
*Phys Rev B*2007, 76: 201402.View ArticleGoogle Scholar - Castro EV, Novoselov KS, Morozov SV, Peres NMR, Santos JMB L, Nilsson J, Guinea F, Geim AK, Castro AH: Electronic properties of a biased graphene bilayer.
*J Phys Condens Matter*2010, 22: 175503. 10.1088/0953-8984/22/17/175503View ArticleGoogle Scholar - Kato T:
*Perturbation Theory for Linear Operators*. Berlin: Springer; 1995:132.Google Scholar - Rahmani M, Ahamdi MT, Ghadiry MH, Anwar S, Ismail R: The effect of applied voltage on the carrier effective mass in ABA trilayer graphene nanoribbon.
*Comput Theor Nanosci*2012, 9: 1–4. 10.1166/jctn.2012.1987View ArticleGoogle Scholar - Guinea F, Castro Neto AH, Peres NMR: Interaction effects in single layer and multi-layer graphene.
*Eur Phys J Spec Top*2007, 148: 117–125. 10.1140/epjst/e2007-00231-7View ArticleGoogle Scholar - Krompiewski S: Ab initio studies of Ni-Cu-Ni trilayers: layer-projected densities of states and spin-resolved photoemission spectra.
*J Phys Condens Matter*1998, 10: 9663. 10.1088/0953-8984/10/43/008View ArticleGoogle Scholar - Arora VK: Failure of Ohm's law: its implications on the design of nanoelectronic devices and circuits. In
*Proceedings of the 2006 25th IEEE International Conference on Microelectronics: May 14–17 2006; Belgrade*. Piscataway: IEEE; 2006:15–22.View ArticleGoogle Scholar - Rahmani M, Ahmadi MT, Ismail R, Ghadiry MH: Quantum confinement effect on trilayer graphene nanoribbon carrier concentration. J Exp Nanosci in press in pressGoogle Scholar
- Kumar SB, Guoa J: Chiral tunneling in trilayer graphene.
*Appl Phys Lett*2012, 100: 163102. 10.1063/1.3703758View ArticleGoogle Scholar - Datta S:
*Electronic Transport in Mesoscopic Systems*. Cambridge: Cambridge University Press; 2012.Google Scholar - Polyanin AD:
*Cubic equation*. [http://eqworld.ipmnet.ru/en/solutions/ae/ae0103.pdf] [] - Choi B: Improvement of drain leakage current characteristics in metal-oxide-semiconductor-field-effect-transistor by asymmetric source-drain structure. In
*Proceedings of the 2012 IEEE International Meeting for Future of Electron Devices Kansai (IMFEDK): May 9–12 2012; Osaka*. Piscataway: IEEE; 2012:1–2.View ArticleGoogle Scholar - Alam K: Transport and performance of a zero-Schottky barrier and doped contacts graphene nanoribbon transistors.
*Semicond Sci Technol*2009, 24: 015007. 10.1088/0268-1242/24/1/015007View ArticleGoogle Scholar - Ouyang Y, Dai H, Guo J: Multilayer graphene nanoribbon for 3D stacking of the transistor channel. In
*Proceedings of the IEDM 2009: IEEE International Electron Devices Meeting: December 7–9 2009; Baltimore*. Piscataway: IEEE; 2009:1–4.Google Scholar - Fiori G, Yoon Y, Hong S, Jannacconet G, Guo J: Performance comparison of graphene nanoribbon Schottky barrier and MOS FETs. In
*Proceedings of the IEDM 2007: IEEE International Electron Devices Meeting: December 10–12 2007; Washington, D.C*. Piscataway: IEEE; 2007:757–760.Google Scholar - Datta S:
*Quantum Transport: Atom to Transistor*. New York: Cambridge University Press; 2005:113–114.View ArticleGoogle Scholar - Mayorov AS, Gorbachev RV, Morozov SV, Britnell L, Jalil R, Ponomarenko LA, Blake P, Novoselov KS, Watanabe K, Taniguchi T, Geim AK: Micrometer-scale ballistic transport in encapsulated graphene at room temperature.
*Nano Lett*2011, 11: 2396–2399. 10.1021/nl200758bView ArticleGoogle Scholar - Berger C, Song Z, Li X, Wu X, Brown N, Naud C, Mayou D, Li T, Hass J, Marchenkov AN, Conrad EH, First PN, De Heer WA: Electronic confinement and coherence in patterned epitaxial graphene.
*Science*2006, 312: 1191–1196. 10.1126/science.1125925View ArticleGoogle Scholar - Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA: Electric field effect in atomically thin carbon films.
*Science*2004, 306: 666–669. 10.1126/science.1102896View ArticleGoogle Scholar - Gunlycke D, Lawler HM, White CT: Room temperature ballistic transport in narrow graphene strips.
*Phys Rev B*2008, 75: 085418.View ArticleGoogle Scholar - Jiménez D: A current–voltage model for Schottky-barrier graphene-based transistors.
*Nanotechnology*2008, 19: 345204–345208. 10.1088/0957-4484/19/34/345204View ArticleGoogle Scholar - Liao L, Bai J, Cheng R, Lin Y, Jiang S, Qu Y, Huang Y, Duan X: Sub-100 nm channel length graphene transistors.
*Nano Letters*2010, 10: 3952–3956. 10.1021/nl101724kView ArticleGoogle Scholar - Thompson S, Packan P, Bohr M: MOS scaling: transistor challenges for the 21st century.
*Intel Technol J*1999, 2: 1–19.Google Scholar - Saurabh S, Kumar MJ: Impact of strain on drain current and threshold voltage of nanoscale double gate tunnel field effect transistor: theoretical investigation and analysis.
*Jpn J Appl Phys*2009, 48: 064503–064510. 10.1143/JJAP.48.064503View ArticleGoogle Scholar - Jin L, Hong-Xia L, Bin L, Lei C, Bo Y: Study on two-dimensional analytical models for symmetrical gate stack dual gate strained silicon MOSFETs.
*Chin Phys B*2010, 19: 107302. 10.1088/1674-1056/19/10/107302View ArticleGoogle Scholar - Ray B, Mahapatra S: Modeling of channel potential and subthreshold slope of symmetric double-gate transistor.
*IEEE Trans Electron Devices*2009, 56: 260–266.View ArticleGoogle Scholar - Rechem D, Latreche S, Gontrand C: Channel length scaling and the impact of metal gate work function on the performance of double gate-metal oxide semiconductor field-effect transistors.
*J Phys*2009, 72: 587–599.Google Scholar - Majumdar K, Murali Kota VRM, Bhat N, Lin Y-M: Intrinsic limits of subthreshold slop in biased bilayer graphene transistor.
*Appl Phys Lett*2010, 96: 123504. 10.1063/1.3364142View ArticleGoogle Scholar - Sviličić B, Jovanović V, Suligoj T: Vertical silicon-on-nothing FET: subthreshold slope calculation using compact capacitance model.
*Inform MIDEM J Microelectron Electron Components Mater*2008, 38: 1–4.Google Scholar

## Copyright

This article is published under license to BioMed Central Ltd. This is an Open Access article distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/2.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.