Skip to main content

Advertisement

Figure 4 | Nanoscale Research Letters

Figure 4

From: Macroporous silicon for high-capacitance devices using metal electrodes

Figure 4

Device unitary cell diagram. Schematic representation of a single cell detailing the elements and the model extracted. (A) A section view of a unit cell is depicted, showing the different elements composing the unit capacitor element. Furthermore, the dimension definitions are shown in this sketch, along with a first electrical model. (B) A concept of the capacitances defined by the structure. Since Csurf is much smaller than Cpore, the model reduces to a simple RC network, which is shown in frame (C).

Back to article page