Fig. 4From: A RRAM Integrated 4T SRAM with Self-Inhibit Resistive Switching Load by Pure CMOS Logic Process a Summarized time-to-set and time-to-reset vs. VPP. b One million cycles endurance test result of the STI-RRAM using Incremental Step Pulse Programming algorithmBack to article page