Fig. 9
From: Test Pattern Design for Plasma Induced Damage on Inter-Metal Dielectric in FinFET Cu BEOL Processes
a Normalized current ratios from pattern I and II samples across wafer center as compared to the corresponding PID levels and b the definition of leakage current on the left (ILL) and right (ILR)