Fig. 1From: Robust and Latch-Up-Immune LVTSCR Device with an Embedded PMOSFET for ESD Protection in a 28-nm CMOS ProcessCross-sectional view of a the conventional LVTSCR and b the proposed EP-LVTSCRBack to article page